ucsdsysnet / corundumLinks
Open source FPGA-based NIC and platform for in-network compute
☆198Updated last year
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below
Sorting:
- 100 Gbps TCP/IP stack for Vitis shells☆215Updated last year
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆129Updated 3 years ago
- Example designs for FPGA Drive FMC☆262Updated 7 months ago
- PCI express simulation framework for Cocotb☆173Updated 3 months ago
- AMD OpenNIC Project Overview☆276Updated 2 years ago
- This repo contains the Limago code☆86Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆123Updated 7 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆345Updated 2 weeks ago
- AXI interface modules for Cocotb☆276Updated last year
- VNx: Vitis Network Examples☆153Updated last year
- NVMe Controller featuring Hardware Acceleration☆92Updated 4 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆279Updated 3 weeks ago
- Verilog Content Addressable Memory Module☆108Updated 3 years ago
- ☆76Updated 3 years ago
- Ethernet switch implementation written in Verilog☆53Updated 2 years ago
- ☆218Updated 2 weeks ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆363Updated last year
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- Xilinx Tcl Store☆367Updated last week
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Recipe for FPGA cooking☆301Updated 10 months ago
- ☆290Updated 2 weeks ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆142Updated 5 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆846Updated last month
- An AXI4 crossbar implementation in SystemVerilog☆169Updated this week
- 国产VU13P加速卡资料☆76Updated 5 months ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆135Updated last year
- Verilog AXI stream components for FPGA implementation☆819Updated 5 months ago
- SystemC/TLM-2.0 Co-simulation framework☆254Updated 3 months ago
- System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers☆76Updated 6 years ago