Alternatives and similar repositories for corundum:

Users that are interested in corundum are comparing it to the libraries listed below

• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆124Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆204Updated 11 months ago
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆157Updated last year
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆244Updated 3 months ago
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆251Updated 2 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆252Updated last year
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆167Updated last week
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆115Updated 3 months ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆82Updated 2 years ago
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆146Updated 8 months ago
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern he…
  ☆249Updated last week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆322Updated 11 months ago
• Xilinx / XilinxBoardStore
  ☆285Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆795Updated last month
• yhqiu16 / NVMeCHA
  NVMe Controller featuring Hardware Acceleration
  ☆85Updated 3 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆46Updated last year
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆132Updated 10 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆807Updated last month
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆104Updated 3 years ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆66Updated 3 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆313Updated this week
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆143Updated last week
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆242Updated 5 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆197Updated 3 weeks ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆354Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆542Updated this week
• ananthbhat94 / DDR4MemoryController
  HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.
  ☆74Updated 7 years ago
• efabless / raven-picorv32
  Silicon-validated SoC implementation of the PicoSoc/PicoRV32
  ☆265Updated 4 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆600Updated last month
• lastweek / fpga_readings
  Recipe for FPGA cooking
  ☆295Updated 6 months ago