Open source FPGA-based NIC and platform for in-network compute
☆206May 4, 2024Updated 2 years ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆2,293Jul 5, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,947Feb 27, 2025Updated last year
- The RIFFA development repository☆870Jun 11, 2024Updated last year
- Verilog PCI express components☆1,595Apr 26, 2024Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆915Apr 15, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AMD OpenNIC Project Overview☆322Dec 20, 2022Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆231Apr 23, 2024Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- Verilog Content Addressable Memory Module☆117Mar 2, 2022Updated 4 years ago
- Ethernet switch implementation written in Verilog☆64Jun 13, 2023Updated 2 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆297Oct 27, 2025Updated 6 months ago
- Distributed Accelerator OS☆67Apr 6, 2022Updated 4 years ago
- NetFPGA 1G infrastructure and gateware☆389Apr 11, 2019Updated 7 years ago
- AMD OpenNIC Shell includes the HDL source files☆138Jan 2, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- This repo contains the Limago code☆93May 8, 2025Updated last year
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 8 months ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆137Sep 11, 2021Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆348Apr 27, 2026Updated last week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆61Feb 27, 2022Updated 4 years ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 2 years ago
- Chisel NVMe controller☆27Nov 24, 2022Updated 3 years ago
- Verilog AXI components for FPGA implementation☆2,037Feb 27, 2025Updated last year
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆209Apr 16, 2026Updated 3 weeks ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 3 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- Ethernet interface modules for Cocotb☆78Sep 8, 2025Updated 8 months ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆1,955Mar 12, 2026Updated last month
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆24Dec 1, 2020Updated 5 years ago
- FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]☆143Aug 17, 2023Updated 2 years ago
- ☆13May 30, 2024Updated last year
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆66Mar 15, 2022Updated 4 years ago