Alternatives and similar repositories for corundum

Users that are interested in corundum are comparing it to the libraries listed below

• hpcn-uam / Limago
  Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack
  ☆126Updated 3 years ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆209Updated last year
• alexforencich / cocotbext-pcie
  PCI express simulation framework for Cocotb
  ☆163Updated last month
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆250Updated 4 months ago
• hpcn-uam / 100G-fpga-network-stack-core
  This repo contains the Limago code
  ☆85Updated 3 weeks ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆261Updated last year
• Xilinx / open-nic
  AMD OpenNIC Project Overview
  ☆262Updated 2 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆117Updated 5 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆236Updated this week
• Xilinx / xup_vitis_network_example
  VNx: Vitis Network Examples
  ☆149Updated 10 months ago
• Xilinx / XilinxBoardStore
  ☆288Updated this week
• fpgasystems / Coyote
  Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…
  ☆260Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆808Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆349Updated last year
• alexforencich / verilog-cam
  Verilog Content Addressable Memory Module
  ☆107Updated 3 years ago
• maswx / vu13p
  国产VU13P加速卡资料
  ☆73Updated 2 months ago
• Xilinx / open-nic-driver
  AMD OpenNIC driver includes the Linux kernel driver
  ☆67Updated 4 months ago
• jijingg / Spinal-bootcamp
  SpinalHDL-tutorial based on Jupyter Notebook
  ☆136Updated 11 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆560Updated last month
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆823Updated 2 months ago
• dpretet / axi-crossbar
  An AXI4 crossbar implementation in SystemVerilog
  ☆154Updated 2 weeks ago
• yhqiu16 / NVMeCHA
  NVMe Controller featuring Hardware Acceleration
  ☆88Updated 3 years ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆243Updated last week
• antmicro / nvme-verilog-pcie
  ☆64Updated 2 years ago
• corundum / ethernet-switch
  Ethernet switch implementation written in Verilog
  ☆47Updated last year
• adki / gen_amba_2021
  AMBA bus generator including AXI4, AXI3, AHB, and APB
  ☆205Updated last year
• ananthbhat94 / DDR4MemoryController
  HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.
  ☆74Updated 7 years ago
• ljgibbslf / SM3_core
  ☆141Updated 4 years ago
• tpoikela / uvm-python
  UVM 1.2 port to Python
  ☆251Updated 3 months ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆132Updated 2 months ago