Open source FPGA-based NIC and platform for in-network compute
☆208May 4, 2024Updated 2 years ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆2,478Jul 5, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,109Feb 27, 2025Updated last year
- The RIFFA development repository☆882Jun 11, 2024Updated 2 years ago
- ☆17Jun 15, 2026Updated 3 months ago
- Verilog PCI express components☆1,663Apr 26, 2024Updated 2 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆966Aug 3, 2026Updated last month
- AMD OpenNIC Project Overview☆346Dec 20, 2022Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆242Apr 23, 2024Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆300Oct 27, 2025Updated 11 months ago
- Distributed Accelerator OS☆70Apr 6, 2022Updated 4 years ago
- AMD OpenNIC Shell includes the HDL source files☆158Jan 2, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- NetFPGA 1G infrastructure and gateware☆394Apr 11, 2019Updated 7 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆19Aug 28, 2019Updated 7 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆374Sep 1, 2026Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆71Aug 21, 2025Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- This repo contains the Limago code☆98May 8, 2025Updated last year
- ☆38Mar 10, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆62Feb 27, 2022Updated 4 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 5 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆453Sep 18, 2026Updated last week
- Verilog AXI components for FPGA implementation☆2,149Feb 27, 2025Updated last year
- Ensō is a high-performance streaming interface for NIC-application communication.☆86Apr 11, 2026Updated 5 months ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆107Feb 22, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A small EEPROM tool for the FTDI chips (forked from http://developer.intra2net.com/git/?p=ftdi_eeprom)☆10Jul 1, 2015Updated 11 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆59Oct 9, 2023Updated 2 years ago
- Ethernet interface modules for Cocotb☆82Aug 28, 2026Updated last month
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 6 years ago
- Must-have verilog systemverilog modules☆2,023Mar 12, 2026Updated 6 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago