ucsdsysnet / corundumLinks
Open source FPGA-based NIC and platform for in-network compute
☆197Updated last year
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below
Sorting:
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆127Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆213Updated last year
- PCI express simulation framework for Cocotb☆170Updated 3 months ago
- Example designs for FPGA Drive FMC☆258Updated 6 months ago
- AMD OpenNIC Project Overview☆273Updated 2 years ago
- AMD OpenNIC Shell includes the HDL source files☆118Updated 7 months ago
- This repo contains the Limago code☆86Updated 2 months ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆328Updated last month
- VNx: Vitis Network Examples☆151Updated last year
- Verilog Content Addressable Memory Module☆107Updated 3 years ago
- ☆216Updated last month
- AXI interface modules for Cocotb☆276Updated last year
- An AXI4 crossbar implementation in SystemVerilog☆164Updated last month
- ☆291Updated 2 weeks ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆277Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆252Updated 2 months ago
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆359Updated last year
- Xilinx Tcl Store☆364Updated 2 weeks ago
- AMD OpenNIC driver includes the Linux kernel driver☆67Updated 7 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆840Updated last month
- Ethernet switch implementation written in Verilog☆51Updated 2 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- NVMe Controller featuring Hardware Acceleration☆90Updated 4 years ago
- ☆143Updated 4 years ago
- ☆73Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆43Updated 2 years ago
- ☆47Updated 5 years ago
- Recipe for FPGA cooking☆301Updated 10 months ago
- SpinalHDL-tutorial based on Jupyter Notebook☆138Updated last year
- Network on Chip Implementation written in SytemVerilog☆186Updated 2 years ago