Open source FPGA-based NIC and platform for in-network compute
☆207May 4, 2024Updated 2 years ago
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆2,407Jul 5, 2024Updated 2 years ago
- Verilog Ethernet components for FPGA implementation☆3,048Feb 27, 2025Updated last year
- The RIFFA development repository☆880Jun 11, 2024Updated 2 years ago
- Verilog PCI express components☆1,629Apr 26, 2024Updated 2 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆948Jul 14, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- AMD OpenNIC Project Overview☆334Dec 20, 2022Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆239Apr 23, 2024Updated 2 years ago
- An Agile Chisel-Based SoC Design Framework☆25Dec 29, 2021Updated 4 years ago
- Verilog Content Addressable Memory Module☆118Mar 2, 2022Updated 4 years ago
- Ethernet switch implementation written in Verilog☆66Jun 13, 2023Updated 3 years ago
- A curated list of awesome smartnic tutorials, papers and projects.☆301Oct 27, 2025Updated 9 months ago
- AMD OpenNIC Shell includes the HDL source files☆147Jan 2, 2025Updated last year
- Distributed Accelerator OS☆68Apr 6, 2022Updated 4 years ago
- NetFPGA 1G infrastructure and gateware☆392Apr 11, 2019Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 7 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆20Oct 23, 2023Updated 2 years ago
- Get Started From Here. The main repo for the whole open-rdma project. Including introduction, hands-on guide, new events and many other t…☆328May 22, 2026Updated 2 months ago
- Open source FPGA-based NIC and platform for in-network compute☆68Aug 21, 2025Updated 11 months ago
- This repo contains the Limago code☆94May 8, 2025Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- ☆38Mar 10, 2021Updated 5 years ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆62Feb 27, 2022Updated 4 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆138Sep 11, 2021Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆434Jul 14, 2026Updated 2 weeks ago
- Verilog AXI components for FPGA implementation☆2,100Feb 27, 2025Updated last year
- Ensō is a high-performance streaming interface for NIC-application communication.☆82Apr 11, 2026Updated 3 months ago
- Not regularly updated clone of http://git.dpdk.org/dpdk-stable/ with the purpose to develop a new driver for corundum/mqnic (https://gith…☆16Aug 24, 2023Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆106Feb 22, 2023Updated 3 years ago
- TCAM (Ternary Content-Addressable Memory) in Verilog☆57Oct 9, 2023Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Ethernet interface modules for Cocotb☆80Jun 20, 2026Updated last month
- OPAE porting to Xilinx FPGA devices.☆40Aug 5, 2020Updated 5 years ago
- Must-have verilog systemverilog modules☆2,001Mar 12, 2026Updated 4 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 10 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- NVMe Controller featuring Hardware Acceleration☆116Jun 23, 2021Updated 5 years ago
- ☆26Dec 1, 2020Updated 5 years ago