ucsdsysnet / corundumView external linksLinks
Open source FPGA-based NIC and platform for in-network compute
☆205May 4, 2024Updated last year
Alternatives and similar repositories for corundum
Users that are interested in corundum are comparing it to the libraries listed below
Sorting:
- Open source FPGA-based NIC and platform for in-network compute☆2,206Jul 5, 2024Updated last year
- Verilog Ethernet components for FPGA implementation☆2,850Feb 27, 2025Updated 11 months ago
- The RIFFA development repository☆864Jun 11, 2024Updated last year
- Verilog PCI express components☆1,533Apr 26, 2024Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆895Updated this week
- AMD OpenNIC Project Overview☆303Dec 20, 2022Updated 3 years ago
- An Agile Chisel-Based SoC Design Framework☆26Dec 29, 2021Updated 4 years ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 3 years ago
- 100 Gbps TCP/IP stack for Vitis shells☆228Apr 23, 2024Updated last year
- A curated list of awesome smartnic tutorials, papers and projects.☆291Oct 27, 2025Updated 3 months ago
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Apr 11, 2019Updated 6 years ago
- This repo contains the Limago code☆91May 8, 2025Updated 9 months ago
- Distributed Accelerator OS☆63Apr 6, 2022Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆134Sep 11, 2021Updated 4 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- NetFPGA 1G infrastructure and gateware☆384Apr 11, 2019Updated 6 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 7 years ago
- A networked FPGA key-value store written in Clash☆30Apr 1, 2024Updated last year
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆60Feb 27, 2022Updated 3 years ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 5 months ago
- This is a circular buffer controller used in FPGA.☆34Jan 12, 2016Updated 10 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆105Feb 22, 2023Updated 2 years ago
- Verilog AXI components for FPGA implementation☆1,952Feb 27, 2025Updated 11 months ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Apr 25, 2016Updated 9 years ago
- Ethernet switch implementation written in Verilog☆58Jun 13, 2023Updated 2 years ago
- ☆11Feb 7, 2025Updated last year
- Chisel NVMe controller☆25Nov 24, 2022Updated 3 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆323Updated this week
- OPAE porting to Xilinx FPGA devices.☆39Aug 5, 2020Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- A SytemVerilog implementation of Cyclic Redundancy Check runs at up to Terabits per second☆19Oct 23, 2023Updated 2 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- RoCE v2 hardware and software implementation☆182Sep 26, 2024Updated last year
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 7 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago