axbryd / hXDP-Artifacts

Related projects: ⓘ

• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 2 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆33Updated 2 years ago
• multitenancy-project / menshen
  ☆41Updated 2 years ago
• pcie-bench / pcie-model
  ☆53Updated 2 months ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆65Updated last year
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 2 years ago
• programmable-scheduling / pifo-hardware
  ☆30Updated 8 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 2 years ago
• acceltcp / AccelTCP
  A user-level TCP/IP stack with NIC offload of stateful TCP operations
  ☆67Updated 4 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆56Updated 2 years ago
• Terabit-Ethernet / NetChannel
  ☆36Updated 2 months ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆20Updated 5 years ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆83Updated 6 years ago
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• NetFPGA / NetFPGA-PLUS
  ☆46Updated 2 months ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆36Updated 5 years ago
• crossroadsfpga / enso
  Ensō is a high-performance streaming interface for NIC-application communication.
  ☆66Updated 2 weeks ago
• datenlord / wavebpf
  High-performance eBPF implementation in hardware.
  ☆25Updated 2 years ago
• esnet / esnet-smartnic-hw
  ESnet SmartNIC hardware design repository.
  ☆39Updated this week
• host-bench / husky
  Benchmark Suite for RDMA Performance Isolation
  ☆35Updated last year
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆95Updated last year
• NetTLP / adapter
  An FPGA-based NetTLP adapter
  ☆20Updated 4 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆69Updated 2 years ago
• Xilinx / RecoNIC
  RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.
  ☆93Updated 2 months ago
• bestephe / loom
  The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"
  ☆30Updated 5 years ago
• HKUST-SING / srnic-simulation-public
  ☆13Updated last year
• p4lang / pna
  Portable NIC Architecture
  ☆55Updated 7 months ago
• pcie-bench / pciebench-netfpga
  pcie-bench code for NetFPGA/VCU709 cards
  ☆33Updated 6 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆36Updated last year
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆98Updated 3 months ago