Alternatives and similar repositories for hXDP-Artifacts:

Users that are interested in hXDP-Artifacts are comparing it to the libraries listed below

• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆34Updated 3 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• pcie-bench / pcie-model
  ☆59Updated 6 months ago
• programmable-scheduling / pifo-hardware
  ☆30Updated 9 years ago
• multitenancy-project / menshen
  ☆45Updated 2 years ago
• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆17Updated 2 years ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆67Updated 2 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• agsiddharth / CAL-DPDK-GEM5
  Modifications to GEM5 for running kernel bypass networking. (DPDK)
  ☆15Updated last year
• acceltcp / AccelTCP
  A user-level TCP/IP stack with NIC offload of stateful TCP operations
  ☆69Updated 4 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆59Updated 2 years ago
• NetFPGA / NetFPGA-PLUS
  ☆51Updated 6 months ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆43Updated last year
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆21Updated 6 years ago
• utnslab / RingleaderNIC
  ☆13Updated last year
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆71Updated 2 years ago
• BorisPis / nicmem-asplos22-artifact
  ☆15Updated last year
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆83Updated 7 years ago
• bestephe / loom
  The code for both the framework and experiments from the NSDI '19 paper "Loom: Flexible and Efficient NIC Packet Scheduling"
  ☆30Updated 5 years ago
• Terabit-Ethernet / NetChannel
  ☆41Updated 6 months ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 5 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆101Updated last year
• HKUST-SING / srnic-simulation-public
  ☆17Updated last year
• packet-transactions / domino-compiler
  The Domino compiler to run packet programs on pipelined switches
  ☆29Updated 3 years ago
• spcl / redmark
  ReDMArk: Bypassing RDMA Security Mechanisms.
  ☆38Updated 4 years ago
• Xilinx / open-nic-shell
  AMD OpenNIC Shell includes the HDL source files
  ☆106Updated 3 weeks ago
• alex1230608 / Bedrock
  ☆27Updated 3 years ago
• anirudhSK / drmt
  ☆14Updated 7 years ago
• host-bench / rdma-bench
  Benchmark Test Suite for RDMA Networks
  ☆51Updated last year
• crossroadsfpga / enso
  Ensō is a high-performance streaming interface for NIC-application communication.
  ☆70Updated 4 months ago