Alternatives and similar repositories for hXDP-Artifacts

Users that are interested in hXDP-Artifacts are comparing it to the libraries listed below

• axbryd / warp-artifacts
  Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"
  ☆18Updated 3 years ago
• minmit / tonic
  A Programmable Hardware Architecture for Network Transport Logic
  ☆35Updated 3 years ago
• multitenancy-project / menshen
  ☆51Updated 3 years ago
• programmable-scheduling / pifo-hardware
  ☆34Updated 9 years ago
• acsl-technion / nica
  An infrastructure for inline acceleration of network applications
  ☆30Updated 3 years ago
• l-nic / chipyard
  An Agile Chisel-Based SoC Design Framework
  ☆26Updated 3 years ago
• axbryd / FlowBlaze
  FlowBlaze: Stateful Packet Processing in Hardware
  ☆71Updated 2 years ago
• pcie-bench / pcie-model
  ☆69Updated 7 months ago
• p4fpga / p4fpga
  P4-14/16 Bluespec Compiler
  ☆87Updated 7 years ago
• tcp-acceleration-service / FlexTOE
  Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism
  ☆58Updated 3 years ago
• WukLab / Clio
  Clio, ASPLOS'22.
  ☆78Updated 3 years ago
• crossroadsfpga / enso
  Ensō is a high-performance streaming interface for NIC-application communication.
  ☆76Updated last month
• datenlord / wavebpf
  High-performance eBPF implementation in hardware.
  ☆27Updated 3 years ago
• spcl / pspin
  PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing
  ☆104Updated 2 years ago
• acceltcp / AccelTCP
  A user-level TCP/IP stack with NIC offload of stateful TCP operations
  ☆70Updated 5 years ago
• vishal1303 / PIEO-Scheduler
  A Fast, Scalable and Programmable Packet Scheduler in Hardware
  ☆38Updated 6 years ago
• utnslab / RingleaderNIC
  ☆15Updated 2 years ago
• 824728350 / Clara
  ☆18Updated 3 years ago
• NetSys / irn-vivado-hls
  IRN's packet processing logic synthesized using Xilinx Vivado HLS
  ☆23Updated 6 years ago
• packet-transactions / banzai
  A machine model for line-rate programmable switches
  ☆24Updated 9 years ago
• spcl / redmark
  ReDMArk: Bypassing RDMA Security Mechanisms.
  ☆41Updated 4 years ago
• NetFPGA / NetFPGA-PLUS
  ☆53Updated last year
• Terabit-Ethernet / NetChannel
  ☆43Updated last year
• WukLab / FPGA-OS
  ☆35Updated 4 years ago
• alex1230608 / Bedrock
  ☆27Updated 3 years ago
• WukLab / Pythia
  Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.
  ☆28Updated 4 years ago
• datenlord / open-rdma
  RoCE v2 hardware and software implementation
  ☆164Updated last year
• RC4ML / FpgaNIC
  FpgaNIC is an FPGA-based Versatile 100Gb SmartNIC for GPUs [ATC 22]
  ☆132Updated 2 years ago
• ucsdsysnet / Rosebud
  Framework for FPGA-accelerated Middlebox Development
  ☆46Updated 2 years ago
• NetFPGA / P4-NetFPGA-public
  P4-NetFPGA wiki
  ☆104Updated 7 years ago