axbryd / hXDP-ArtifactsLinks
☆60Updated 5 years ago
Alternatives and similar repositories for hXDP-Artifacts
Users that are interested in hXDP-Artifacts are comparing it to the libraries listed below
Sorting:
- A Programmable Hardware Architecture for Network Transport Logic☆35Updated 4 years ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆18Updated 3 years ago
- ☆51Updated 3 years ago
- FlowBlaze: Stateful Packet Processing in Hardware☆71Updated 2 years ago
- ☆35Updated 9 years ago
- An Agile Chisel-Based SoC Design Framework☆26Updated 3 years ago
- An infrastructure for inline acceleration of network applications☆29Updated 4 years ago
- ☆69Updated 8 months ago
- Flexible, high-performance TCP offload to SmartNICs using fine-grained parallelism☆59Updated 3 years ago
- A Fast, Scalable and Programmable Packet Scheduler in Hardware☆38Updated 6 years ago
- P4-14/16 Bluespec Compiler☆87Updated 7 years ago
- Clio, ASPLOS'22.☆78Updated 3 years ago
- A user-level TCP/IP stack with NIC offload of stateful TCP operations☆70Updated 5 years ago
- The Domino compiler to run packet programs on pipelined switches☆29Updated 4 years ago
- ☆43Updated last year
- IRN's packet processing logic synthesized using Xilinx Vivado HLS☆23Updated 6 years ago
- ☆15Updated 2 years ago
- ReDMArk: Bypassing RDMA Security Mechanisms.☆41Updated 5 years ago
- High-performance eBPF implementation in hardware.☆27Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆103Updated 2 years ago
- A machine model for line-rate programmable switches☆25Updated 9 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆76Updated last month
- ☆18Updated last year
- ☆53Updated last year
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Updated 5 years ago
- RoCE v2 hardware and software implementation☆165Updated last year
- P4-NetFPGA wiki☆104Updated 7 years ago
- Framework for FPGA-accelerated Middlebox Development☆47Updated 2 years ago
- ☆18Updated 3 years ago
- ☆35Updated 4 years ago