Xilinx / open-nic-driverLinks
AMD OpenNIC driver includes the Linux kernel driver
☆69Updated 9 months ago
Alternatives and similar repositories for open-nic-driver
Users that are interested in open-nic-driver are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC Shell includes the HDL source files☆127Updated 9 months ago
- Distributed Accelerator OS☆63Updated 3 years ago
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆146Updated 6 months ago
- Framework for FPGA-accelerated Middlebox Development☆45Updated 2 years ago
- This repo contains the Limago code☆87Updated 4 months ago
- ☆26Updated 4 years ago
- Ethernet switch implementation written in Verilog☆54Updated 2 years ago
- VNx: Vitis Network Examples☆154Updated last month
- AMD OpenNIC Project Overview☆282Updated 2 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆104Updated 2 years ago
- DPDK Drivers for AMD OpenNIC☆27Updated 2 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆132Updated 4 years ago
- ☆53Updated last year
- ☆47Updated 5 years ago
- Verilog Content Addressable Memory Module☆111Updated 3 years ago
- This repository contains IPs, Vitis kernels and software APIs that can be leveraged by Vitis users to build scale-out solutions on multip…☆22Updated 2 years ago
- PCI express simulation framework for Cocotb☆178Updated 3 weeks ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆291Updated this week
- Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020☆26Updated 3 years ago
- ☆72Updated last month
- Open source FPGA-based NIC and platform for in-network compute☆66Updated last month
- 100 Gbps TCP/IP stack for Vitis shells☆219Updated last year
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs☆104Updated 8 months ago
- NVMe Controller featuring Hardware Acceleration☆93Updated 4 years ago
- ☆78Updated 10 years ago
- An open-source RTL NVMe controller IP for Xilinx FPGA.☆56Updated 4 years ago
- PCIe (1.0a to 2.0) Virtual Root Complex model for Verilog, with Endpoint capabilities☆113Updated last week
- pcie-bench code for NetFPGA/VCU709 cards☆40Updated 7 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆71Updated last year