AMD OpenNIC driver includes the Linux kernel driver
☆72Jan 3, 2025Updated last year
Alternatives and similar repositories for open-nic-driver
Users that are interested in open-nic-driver are comparing it to the libraries listed below
Sorting:
- AMD OpenNIC Shell includes the HDL source files☆136Jan 2, 2025Updated last year
- DPDK Drivers for AMD OpenNIC☆30Jul 20, 2023Updated 2 years ago
- AMD OpenNIC Project Overview☆305Dec 20, 2022Updated 3 years ago
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆13Dec 9, 2024Updated last year
- RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing.☆163Mar 20, 2025Updated 11 months ago
- Open source FPGA-based NIC and platform for in-network compute☆67Aug 21, 2025Updated 6 months ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- ☆49Dec 10, 2019Updated 6 years ago
- Checksum plays a key role in the TCP/IP headers. In this repo you'll find a efficient FPGA-based solution for a 512-bit AXI4-Stream inter…☆18Aug 28, 2019Updated 6 years ago
- ☆57Jul 11, 2024Updated last year
- VNx: Vitis Network Examples☆157Aug 25, 2025Updated 6 months ago
- ☆36Jan 21, 2021Updated 5 years ago
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆326Updated this week
- 国产VU13P加速卡资料☆83Mar 17, 2025Updated 11 months ago
- Artifacts for ATC '22 paper "Faster Software Packet Processing on FPGA NICs with eBPF Program Warping"☆17May 20, 2022Updated 3 years ago
- Limago: an FPGA-based Open-source 100 GbE TCP/IP Stack☆136Sep 11, 2021Updated 4 years ago
- Networking Template Library for Vivado HLS☆28Jul 12, 2020Updated 5 years ago
- This repo contains the Limago code☆92May 8, 2025Updated 9 months ago
- 100 Gbps TCP/IP stack for Vitis shells☆229Apr 23, 2024Updated last year
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆899Updated this week
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- ☆316Updated this week
- An infrastructure for inline acceleration of network applications☆30Oct 25, 2021Updated 4 years ago
- The Artifact of NeoMem: Hardware/Software Co-Design for CXL-Native Memory Tiering☆63Aug 11, 2024Updated last year
- NVMe Controller featuring Hardware Acceleration☆101Jun 23, 2021Updated 4 years ago
- ☆27Jun 12, 2022Updated 3 years ago
- Distributed Accelerator OS☆64Apr 6, 2022Updated 3 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆102Jun 30, 2025Updated 8 months ago
- Towards Hardware and Software Continuous Integration☆13Jun 8, 2020Updated 5 years ago
- ☆11Jan 8, 2021Updated 5 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- [PACT'24] GraNNDis. A fast and unified distributed graph neural network (GNN) training framework for both full-batch (full-graph) and min…☆10Aug 13, 2024Updated last year
- SATA sniffing☆15Jul 28, 2022Updated 3 years ago
- A survey of manufacturer-provided DRAM operating parameters and timings as specified by DRAM chip datasheets from between 1970 and 2021. …☆11May 4, 2022Updated 3 years ago
- Xilinx QDMA IP Drivers☆765Dec 4, 2025Updated 3 months ago
- PCI express simulation framework for Cocotb☆194Sep 8, 2025Updated 5 months ago
- Verilog Content Addressable Memory Module☆115Mar 2, 2022Updated 4 years ago