klasnordmark / openlane-examplesLinks
Examples from the Openlane repository, adapted as Fusesoc cores
☆12Updated 4 years ago
Alternatives and similar repositories for openlane-examples
Users that are interested in openlane-examples are comparing it to the libraries listed below
Sorting:
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆38Updated 3 years ago
- ☆31Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- ☆32Updated 7 months ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- ☆44Updated 5 years ago
- Open source process design kit for 28nm open process☆60Updated last year
- A configurable SRAM generator☆53Updated last week
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Prefix tree adder space exploration library☆57Updated 9 months ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month
- ☆20Updated 3 years ago
- Cross EDA Abstraction and Automation☆39Updated last month
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- Characterizer☆30Updated 2 weeks ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Open Source PHY v2☆29Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago