klasnordmark / openlane-examplesLinks
Examples from the Openlane repository, adapted as Fusesoc cores
☆12Updated 4 years ago
Alternatives and similar repositories for openlane-examples
Users that are interested in openlane-examples are comparing it to the libraries listed below
Sorting:
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 5 years ago
- ☆31Updated 2 years ago
- ☆38Updated 3 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- ☆32Updated 9 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆20Updated 3 years ago
- Open source process design kit for 28nm open process☆61Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 10 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- An automatic clock gating utility☆50Updated 5 months ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- Benchmarks for Yosys development☆24Updated 5 years ago
- Prefix tree adder space exploration library☆57Updated 10 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- Open Source PHY v2☆31Updated last year
- Cross EDA Abstraction and Automation☆39Updated last week
- Project aimed at implementing floating point operators using the DSP48E1 slice.☆29Updated 12 years ago
- A configurable SRAM generator☆54Updated last month
- ☆44Updated 5 years ago
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆13Updated 4 years ago
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- ☆43Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago