efabless / protonLinks
☆33Updated 4 years ago
Alternatives and similar repositories for proton
Users that are interested in proton are comparing it to the libraries listed below
Sorting:
- ☆37Updated 2 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆49Updated 9 years ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆89Updated 6 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆31Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated 11 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- AMC: Asynchronous Memory Compiler☆49Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆85Updated last month
- A padring generator for ASICs☆25Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated 11 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆82Updated 9 months ago
- Xilinx Unisim Library in Verilog☆78Updated 4 years ago
- BAG framework☆41Updated 11 months ago
- LibreSilicon's Standard Cell Library Generator☆19Updated last year
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- Prefix tree adder space exploration library☆57Updated 7 months ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆22Updated 5 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆19Updated last year
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 5 months ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- ☆32Updated 6 months ago
- Riscy Processors - Open-Sourced RISC-V Processors☆74Updated 6 years ago