☆33Jul 28, 2020Updated 5 years ago
Alternatives and similar repositories for proton
Users that are interested in proton are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- gaw3-20200922 fork with patches to improve remote commands sent from xschem to display waveforms☆17Mar 28, 2025Updated last year
- Fluid Pipelines☆11May 4, 2018Updated 7 years ago
- AMC: Asynchronous Memory Compiler☆53Jun 29, 2020Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆36Apr 9, 2026Updated 3 weeks ago
- ☆114Feb 2, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Chisel implementation of AES☆24Mar 27, 2020Updated 6 years ago
- A C++ VLSI circuit schematic and layout database library☆15Jul 1, 2024Updated last year
- Public repository of the UCSC CMPE220 class project☆10Oct 8, 2017Updated 8 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Dec 5, 2022Updated 3 years ago
- Arm Cortex-M0 based Customizable SoC for IoT Applications☆16Nov 4, 2020Updated 5 years ago
- ☆30Aug 19, 2019Updated 6 years ago
- A library to parse BLIF (Berkeley Logic Interchange Format) files.☆10Mar 11, 2015Updated 11 years ago
- SRAM macros created for the GF180MCU provided by GlobalFoundries.☆19Apr 10, 2023Updated 3 years ago
- 1st Testwafer for LibreSilicon☆15May 24, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Layout, rendering ELK Graph generated by easysoc-firrtl, and display the graph as an interactive diagram to represent Chisel generated Fi…☆13Apr 1, 2022Updated 4 years ago
- Useful utilities for BAR projects☆32Jan 3, 2024Updated 2 years ago
- ☆20Oct 28, 2024Updated last year
- Builds, flow and designs for the alpha release☆54Dec 18, 2019Updated 6 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Extended and external tests for Verilator testing☆17Apr 23, 2026Updated last week
- ☆19Dec 15, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain☆13Nov 24, 2015Updated 10 years ago
- ☆38Nov 14, 2024Updated last year
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆35Oct 12, 2025Updated 6 months ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- 32-bit RISC-V microcontroller☆12Sep 11, 2021Updated 4 years ago
- ☆15Oct 24, 2019Updated 6 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Oct 27, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Featherweight RISC-V implementation☆53Jan 17, 2022Updated 4 years ago
- A simple RISC-V core, described with Verilog☆27Jun 1, 2013Updated 12 years ago
- This is the Google/EFabless/Skywater Caravel submission of an Analog Spiking Neuron Circuit. The submission also includes a SONOS transis…☆12Apr 21, 2023Updated 3 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Nov 24, 2019Updated 6 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- ☆57Sep 30, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆145Mar 20, 2023Updated 3 years ago