efabless / protonLinks
☆33Updated 5 years ago
Alternatives and similar repositories for proton
Users that are interested in proton are comparing it to the libraries listed below
Sorting:
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 9 years ago
- ☆38Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- Builds, flow and designs for the alpha release☆54Updated 5 years ago
- Source codes and calibration scripts for clock tree synthesis☆40Updated 5 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- OpenSoC Fabric - A Network-On-Chip Generator☆18Updated 8 years ago
- ☆31Updated last year
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Python interface to FPGA interchange format☆41Updated 2 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- An automatic clock gating utility☆50Updated 4 months ago
- A library and command-line tool for querying a Verilog netlist.☆27Updated 3 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆42Updated last year
- Collection of test cases for Yosys☆18Updated 3 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 5 years ago
- ☆32Updated 7 months ago
- Xilinx Unisim Library in Verilog☆85Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆50Updated 5 years ago
- Workshop on Open-Source EDA Technology (WOSET)☆48Updated 9 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆41Updated 5 years ago
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆19Updated last year
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- ☆55Updated last year