Python module containing verilog files for rocket cpu (for use with LiteX).
☆14May 11, 2026Updated 2 weeks ago
Alternatives and similar repositories for pythondata-cpu-rocket
Users that are interested in pythondata-cpu-rocket are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 21, 2022Updated 4 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆16Jun 3, 2025Updated 11 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆23Jul 17, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 12 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- HDMI core in Chisel HDL☆54Mar 8, 2024Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 3 months ago
- ☆27Jul 27, 2017Updated 8 years ago
- There are many RISC V projects on iCE40. This one is mine.☆15Jun 25, 2020Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- A non-contiguous byte output buffer for Rust☆14Jan 28, 2021Updated 5 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 3 years ago
- MineRL DDPG Agent to Obtain Diamond in Minecraft☆14Jan 21, 2020Updated 6 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 6 months ago
- Network components (NIC, Switch) for FireBox☆19Oct 27, 2024Updated last year
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Nov 27, 2024Updated last year
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Rust implementation of Waku v2 (f.k.a. Whisper)☆17Jul 17, 2022Updated 3 years ago
- Rust library to interact with Bluetooth devices via RFCOMM channels☆11Jun 6, 2022Updated 3 years ago
- Some literature published on topics around IoT & Cybersecurity☆14Oct 13, 2025Updated 7 months ago
- Small static program for taking screenshots of x11 screens and saving/streaming as a variety of formats.☆21May 3, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- A modified version of McPAT for the COSSIM framework. The code is based on McPAT v1.3 and integrates with cgem5.☆18Mar 21, 2022Updated 4 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆24Sep 26, 2019Updated 6 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆27Apr 19, 2022Updated 4 years ago
- A small 6502 system with MS BASIC in ROM☆54Jun 3, 2019Updated 6 years ago
- Peripheral access crate for the ESP32-C3☆31Feb 9, 2022Updated 4 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago