litex-hub / pythondata-cpu-rocketLinks
Python module containing verilog files for rocket cpu (for use with LiteX).
☆14Updated 2 months ago
Alternatives and similar repositories for pythondata-cpu-rocket
Users that are interested in pythondata-cpu-rocket are comparing it to the libraries listed below
Sorting:
- PicoRV☆44Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- ☆38Updated 3 years ago
- Naive Educational RISC V processor☆87Updated last month
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Wishbone interconnect utilities☆41Updated 6 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- Yet Another RISC-V Implementation☆96Updated 11 months ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- Docker Development Environment for SpinalHDL☆20Updated last year
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- RISC-V processor☆31Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 5 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- ☆33Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated last month
- ☆64Updated 6 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆75Updated 6 years ago
- System on Chip toolkit for Amaranth HDL☆92Updated 10 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated 3 weeks ago