litex-hub / pythondata-cpu-rocketLinks
Python module containing verilog files for rocket cpu (for use with LiteX).
☆14Updated 3 weeks ago
Alternatives and similar repositories for pythondata-cpu-rocket
Users that are interested in pythondata-cpu-rocket are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- User-friendly explanation of Yosys options☆112Updated 4 years ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Wishbone interconnect utilities☆42Updated 8 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- Yet Another RISC-V Implementation☆98Updated last year
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 8 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Naive Educational RISC V processor☆90Updated 2 weeks ago
- System on Chip toolkit for Amaranth HDL☆95Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- RISC-V processor☆32Updated 3 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- USB virtual model in C++ for Verilog☆32Updated last year
- FPGA optimized RISC-V (RV32IM) implemenation☆34Updated 4 years ago
- ☆34Updated 4 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- ☆22Updated 3 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- Demo SoC for SiliconCompiler.☆62Updated 3 weeks ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆90Updated 6 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago