litex-hub / pythondata-cpu-rocketLinks
Python module containing verilog files for rocket cpu (for use with LiteX).
☆14Updated this week
Alternatives and similar repositories for pythondata-cpu-rocket
Users that are interested in pythondata-cpu-rocket are comparing it to the libraries listed below
Sorting:
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 6 years ago
- USB virtual model in C++ for Verilog☆31Updated 11 months ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- PicoRV☆44Updated 5 years ago
- Small footprint and configurable Inter-Chip communication cores☆62Updated this week
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- Yet Another RISC-V Implementation☆97Updated last year
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆33Updated last year
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- User-friendly explanation of Yosys options☆113Updated 4 years ago
- Naive Educational RISC V processor☆88Updated 2 months ago
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆12Updated 7 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆119Updated 2 years ago
- Wishbone interconnect utilities☆41Updated 8 months ago
- RISC-V processor☆32Updated 3 years ago
- ☆38Updated 3 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated 3 weeks ago
- SoftCPU/SoC engine-V☆54Updated 6 months ago
- Demo SoC for SiliconCompiler.☆61Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- ☆33Updated 2 years ago
- LunaPnR is a place and router for integrated circuits☆47Updated 2 months ago
- A padring generator for ASICs☆25Updated 2 years ago
- FPGA250 aboard the eFabless Caravel☆30Updated 4 years ago
- Reusable Verilog 2005 components for FPGA designs☆46Updated 7 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- Spen's Official OpenOCD Mirror☆50Updated 6 months ago