litex-hub / pythondata-cpu-rocketView external linksLinks
Python module containing verilog files for rocket cpu (for use with LiteX).
☆14Jan 16, 2026Updated 3 weeks ago
Alternatives and similar repositories for pythondata-cpu-rocket
Users that are interested in pythondata-cpu-rocket are comparing it to the libraries listed below
Sorting:
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ZPU Core for Lattice ICE40HX8K☆12Apr 26, 2014Updated 11 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- ☆14Mar 21, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Jun 25, 2020Updated 5 years ago
- Running Rust on the (Linux) Litex VexRiscv FPGA SOC☆15Jun 3, 2025Updated 8 months ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Run 64-bit Linux on LiteX + RocketChip☆209Oct 10, 2025Updated 4 months ago
- The binaries for SaxonSoc Linux and other configurations☆17Mar 23, 2023Updated 2 years ago
- Simplified environment for litex☆14Oct 5, 2020Updated 5 years ago
- DVI video out example for prjtrellis☆17Jan 20, 2019Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- STM32F042-based USB to SPI device for programming iCE40 FPGAs☆18Nov 30, 2022Updated 3 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Sep 26, 2019Updated 6 years ago
- Small static program for taking screenshots of x11 screens and saving/streaming as a variety of formats.☆21May 3, 2020Updated 5 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- Experiments getting a Cypress FX3 SuperSpeed USB3 dev kit to behave as a logic analyzer.☆29Oct 2, 2017Updated 8 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- ☆23Jul 17, 2020Updated 5 years ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Oct 13, 2022Updated 3 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- ice40 UltraPlus demos☆23Oct 12, 2020Updated 5 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆29Jan 27, 2023Updated 3 years ago
- A small 6502 system with MS BASIC in ROM☆54Jun 3, 2019Updated 6 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Feb 1, 2020Updated 6 years ago
- Open source fpga project leveraging vtr CAD flow.☆26Mar 4, 2023Updated 2 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Peripheral access crate for the ESP32-C3☆31Feb 9, 2022Updated 4 years ago
- A Rust embedded HAL crate for LiteX cores☆31Jan 3, 2026Updated last month
- RGB video input for Altera DE1 board + PAL Modulator☆27May 15, 2023Updated 2 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- Chisel Things for OFDM☆32Jul 1, 2020Updated 5 years ago
- Ultimate ECP5 development board☆116Jul 4, 2019Updated 6 years ago