CMUAbstract / SONICLinks
Release repo for SONIC and TAILS
☆19Updated 5 years ago
Alternatives and similar repositories for SONIC
Users that are interested in SONIC are comparing it to the libraries listed below
Sorting:
- CMix-NN: Mixed Low-Precision CNN Library for Memory-Constrained Edge Devices☆44Updated 5 years ago
- Explore the energy-efficient dataflow scheduling for neural networks.☆226Updated 5 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆147Updated 3 months ago
- Simulator for BitFusion☆101Updated 5 years ago
- RTL implementation of Flex-DPE.☆109Updated 5 years ago
- ☆71Updated 5 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆112Updated 2 years ago
- ☆41Updated last year
- ☆27Updated 5 years ago
- An analytical cost model evaluating DNN mappings (dataflows and tiling).☆225Updated last year
- STONNE: A Simulation Tool for Neural Networks Engines☆138Updated 2 months ago
- Automatic generation of FPGA-based learning accelerators for the neural network family☆67Updated 5 years ago
- ☆11Updated 10 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆56Updated 4 months ago
- ☆29Updated 6 years ago
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆83Updated 2 years ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆86Updated last year
- MAERI public release☆31Updated 3 years ago
- Artifact repository for paper Automatic Generation of High-Performance Quantized Machine Learning Kernels☆17Updated 4 years ago
- A DSL for Systolic Arrays☆81Updated 6 years ago
- MAESTRO binary release☆22Updated 5 years ago
- ☆361Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆63Updated 8 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆64Updated 3 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- PyTorch implementation of DiracDeltaNet from paper Synetgy: Algorithm-hardware Co-design for ConvNet Accelerators on Embedded FPGAs☆32Updated 6 years ago
- A pre-RTL, power-performance model for fixed-function accelerators☆178Updated last year