PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
☆32Apr 9, 2026Updated 5 months ago
Alternatives and similar repositories for cynq
Users that are interested in cynq are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C API drivers for PYNQ FPGA board☆47Oct 10, 2025Updated 11 months ago
- Mobilenet v1 (3,128,128, alpha=0.25) on STMH7 using STMCube AI☆10Oct 25, 2019Updated 6 years ago
- ☆15Nov 30, 2023Updated 2 years ago
- InfiniTAM on FPGA☆26Jul 11, 2019Updated 7 years ago
- An HBM FPGA based SpMV Accelerator☆19Aug 29, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [TRETS'23, FPT'20] CHIP-KNN: Configurable and HIgh-Performance K-Nearest Neighbors Accelerator on Cloud FPGAs☆19Apr 9, 2024Updated 2 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- ☆15Aug 3, 2021Updated 5 years ago
- PYNQ support and examples for Kria SOMs☆144Aug 12, 2026Updated last month
- Starlight: A Kernel Optimizer for GPU Processing☆16Jan 10, 2024Updated 2 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆78Jul 14, 2026Updated 2 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Feb 22, 2024Updated 2 years ago
- Residual vector quantization for KV cache compression in large language model☆12Oct 22, 2024Updated last year
- ☆26Jun 12, 2026Updated 3 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Key word spotting using neural networks developed in KERAS☆16Jan 25, 2018Updated 8 years ago
- ☆19Oct 4, 2023Updated 2 years ago
- ☆17Apr 25, 2024Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆19Sep 7, 2026Updated last week
- Benchmarking GNSS system at the Xilinx PYNQ FPGA based platform☆15Apr 26, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- A CircuitPython driver library for interfacing with the Cirque Pinnacle (1CA027) touch controller ASIC used in Cirque Circle Trackpads.☆20Aug 3, 2026Updated last month
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆27May 18, 2025Updated last year
- A Linux shell written in LEX/YACC☆11Apr 12, 2015Updated 11 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- 586 compatible soft core for FPGA in verilog with AXI4 interface☆16Oct 15, 2016Updated 9 years ago
- Mad Zombie Classic 4th☆14Oct 8, 2023Updated 2 years ago
- ☆11Dec 15, 2023Updated 2 years ago
- An open hardware/free software low tech flying-probe tester based on available technology (3D printer mechanics/controller, raspberry pi,…☆17Oct 16, 2020Updated 5 years ago
- IEEE P1735 decryptor for VHDL☆40Jun 23, 2015Updated 11 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆33Mar 13, 2025Updated last year
- ☆20May 8, 2012Updated 14 years ago
- This program is an analogy engine designed to determine if a drink is prohibited based on its attributes and by comparing it to a databas…☆13Aug 19, 2023Updated 3 years ago
- ☆10Sep 26, 2024Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An open-source GNSS Software Defined Radio for algorithm benchmarking.☆17Aug 30, 2024Updated 2 years ago
- ☆15Jun 24, 2025Updated last year
- This repository describes two frameworks which can be used for pre-Silicon power side-channel analysis of digital circuit designs (i.e., …☆16Feb 16, 2022Updated 4 years ago
- A verilog hardware description model of LLM for FPGA / SoC - runs newest LLM models☆28Jan 24, 2026Updated 7 months ago
- ☆20May 26, 2016Updated 10 years ago
- Interchange formats for chip design.☆40Feb 15, 2026Updated 7 months ago
- Design of High-Level Synthesis of Xilinx FFT IP core via FFT library☆14Jul 17, 2023Updated 3 years ago