ECASLab / cynqLinks
PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
☆27Updated this week
Alternatives and similar repositories for cynq
Users that are interested in cynq are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆46Updated last month
- Train and deploy LUT-based neural networks on FPGAs☆105Updated last year
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆100Updated last week
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆17Updated 2 months ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆31Updated 5 years ago
- High Granularity Quantizarion for Ultra-Fast Machine Learning Applications on FPGAs☆38Updated 4 months ago
- DaCH: dataflow cache for high-level synthesis.☆20Updated 2 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 7 months ago
- ☆22Updated 3 years ago
- A research shell for Alveo V80☆19Updated this week
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆29Updated 9 months ago
- Introductory examples for using PYNQ with Alveo☆52Updated 2 years ago
- NeuraLUT-Assemble☆46Updated 4 months ago
- PYNQ Composabe Overlays☆73Updated last year
- ☆13Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆15Updated 5 months ago
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆22Updated last year
- ☆64Updated 5 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆47Updated last year
- ☆65Updated 7 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 4 months ago
- ☆72Updated 2 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆55Updated last year
- ☆14Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆92Updated last year
- FPGA version of Rodinia in HLS C/C++☆40Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆73Updated 5 years ago