ECASLab / cynq
PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
☆21Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for cynq
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- DaCH: dataflow cache for high-level synthesis.☆15Updated last year
- Introductory examples for using PYNQ with Alveo☆48Updated last year
- ☆83Updated 5 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆65Updated 3 months ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆21Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆24Updated 4 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆44Updated 9 months ago
- ☆70Updated last year
- C API drivers for PYNQ FPGA board☆31Updated last year
- FPGA version of Rodinia in HLS C/C++☆31Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆23Updated last month
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆19Updated this week
- ☆27Updated 5 years ago
- PYNQ Composabe Overlays☆67Updated 5 months ago
- SAMO: Streaming Architecture Mapping Optimisation☆32Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆32Updated 2 months ago
- ☆13Updated 6 months ago
- ☆71Updated 11 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆39Updated 4 years ago
- This is forked from Xilinx HLS-Tiny-Tutorial. I'm learning HLS and adding Verilator testbench to verify the generated RTL☆23Updated 3 years ago
- ☆8Updated last year
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆52Updated 3 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- ☆51Updated 10 months ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆27Updated 2 weeks ago
- Algorithmic C Machine Learning Library☆22Updated 3 months ago
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- ☆45Updated 2 months ago
- ☆30Updated 2 months ago