ECASLab / cynqLinks
PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
☆26Updated this week
Alternatives and similar repositories for cynq
Users that are interested in cynq are comparing it to the libraries listed below
Sorting:
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆39Updated last week
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆30Updated 5 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆86Updated 3 months ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆57Updated 11 months ago
- DaCH: dataflow cache for high-level synthesis.☆18Updated 2 years ago
- Train and deploy LUT-based neural networks on FPGAs☆97Updated last year
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆174Updated 2 weeks ago
- ☆63Updated 4 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- A research shell for Alveo V80☆17Updated 2 weeks ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆24Updated 3 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆15Updated last month
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- An Open-Hardware CGRA for accelerated computation on the edge.☆31Updated 11 months ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆24Updated 3 years ago
- PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…☆53Updated last year
- PYNQ Composabe Overlays☆73Updated last year
- This is a verilog implementation of 4x4 systolic array multiplier☆58Updated 4 years ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆77Updated 2 years ago
- ☆58Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆45Updated 11 months ago
- Quantized ResNet50 Dataflow Acceleration on Alveo, with PYNQ☆59Updated 3 years ago
- AMD University Program HLS tutorial☆101Updated 10 months ago
- Introductory examples for using PYNQ with Alveo☆51Updated 2 years ago
- FPGA based Vision Transformer accelerator (Harvard CS205)☆127Updated 6 months ago
- ☆72Updated 2 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆83Updated last year
- FPGA version of Rodinia in HLS C/C++☆39Updated 4 years ago
- Systolic array implementations for Cholesky, LU, and QR decomposition☆46Updated 9 months ago
- ☆17Updated 3 months ago