ECASLab / cynq
PYNQ bindings for C and C++ to avoid requiring Python or Vitis to execute hardware acceleration.
☆21Updated 6 months ago
Alternatives and similar repositories for cynq:
Users that are interested in cynq are comparing it to the libraries listed below
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆27Updated 4 years ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆69Updated last month
- ☆71Updated last year
- ☆56Updated 4 years ago
- C API drivers for PYNQ FPGA board☆32Updated last year
- ☆33Updated 2 weeks ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- AIM: Accelerating Arbitrary-precision Integer Multiplication on Heterogeneous Reconfigurable Computing Platform Versal ACAP (Full Paper a…☆22Updated 3 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆23Updated last month
- ☆83Updated 7 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆32Updated this week
- ☆22Updated 2 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆124Updated last week
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆84Updated 3 months ago
- Dataset for ML-guided Accelerator Design☆33Updated 2 months ago
- ☆52Updated last year
- Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.githu…☆15Updated 2 years ago
- A tool to generate optimized hardware files for univariate functions.☆25Updated 9 months ago
- DaCH: dataflow cache for high-level synthesis.☆15Updated last year
- [DAC 2020] Analysis and Optimization of the Implicit Broadcasts in FPGA HLS to Improve Maximum Frequency☆32Updated 3 years ago
- Performance and resource models for fpgaConvNet: a Streaming-Architecture-based CNN Accelerator.☆28Updated 2 months ago
- PYNQ Composabe Overlays☆69Updated 7 months ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆59Updated 5 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆26Updated 3 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆42Updated 4 years ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆164Updated this week
- MaxEVA: Maximizing the Efficiency of Matrix Multiplication on Versal AI Engine (accepted as full paper at FPT'23)☆18Updated 9 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆43Updated 3 months ago
- Library of approximate arithmetic circuits☆53Updated 2 years ago
- ☆24Updated 5 years ago