esynr3z / usb20devLinks
USB 2.0 FS Device controller IP core written in SystemVerilog
☆36Updated 6 years ago
Alternatives and similar repositories for usb20dev
Users that are interested in usb20dev are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆44Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 3 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 4 months ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆71Updated 2 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆26Updated 2 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- ☆33Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆78Updated last year
- PCI bridge☆18Updated 10 years ago