esynr3z / usb20devLinks
USB 2.0 FS Device controller IP core written in SystemVerilog
☆36Updated 6 years ago
Alternatives and similar repositories for usb20dev
Users that are interested in usb20dev are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆44Updated 5 years ago
- JTAG Test Access Port (TAP)☆34Updated 10 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- Minimal DVI / HDMI Framebuffer☆81Updated 4 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆65Updated 5 months ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆28Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- UART 16550 core☆37Updated 10 years ago
- MMC (and derivative standards) host controller☆24Updated 4 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆79Updated last year
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB serial device (CDC-ACM)☆38Updated 4 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Another tiny RISC-V implementation☆55Updated 3 years ago