An Open Source Link Protocol and Controller
☆29Jul 26, 2021Updated 5 years ago
Alternatives and similar repositories for wav-slink-hw
Users that are interested in wav-slink-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open Source Link Protocol and Controller☆29Aug 1, 2021Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Filelist generator☆21Updated this week
- ☆18Apr 7, 2022Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 8, 2026Updated last week
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- Basic Common Modules☆48Oct 5, 2026Updated last week
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- LDPC decoders for ARM processor☆13Jul 23, 2021Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 6 months ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- ☆15Oct 2, 2023Updated 3 years ago
- ☆29Jan 18, 2021Updated 5 years ago
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Aug 16, 2026Updated 2 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated 2 years ago
- ☆19Aug 26, 2016Updated 10 years ago
- ☆15May 10, 2019Updated 7 years ago
- Bluetooth Low Energy Baseband☆15Dec 5, 2018Updated 7 years ago
- Filter builder tool☆18Apr 11, 2022Updated 4 years ago
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆201Nov 18, 2024Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Small footprint and configurable Ethernet core☆307Updated this week
- Library to convert a FASM file into BELs importable into Vivado.☆15Sep 25, 2023Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆23Aug 22, 2026Updated last month
- 128KB AXI cache (32-bit in, 256-bit out)☆58May 10, 2021Updated 5 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated 2 years ago