An Open Source Link Protocol and Controller
☆29Jul 26, 2021Updated 4 years ago
Alternatives and similar repositories for wav-slink-hw
Users that are interested in wav-slink-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆130Jul 22, 2021Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 3 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 5 months ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- ☆15Oct 2, 2023Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆20Sep 19, 2023Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- ☆33Nov 25, 2022Updated 3 years ago
- Efabless mpw7 submission☆15May 6, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Hardware Snappy decompressor☆12Sep 11, 2024Updated last year
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 4 years ago
- Verilator / Imgui sim for 3DO FPGA core attempt☆13Jan 29, 2023Updated 3 years ago
- An FPGA-based NetTLP adapter☆29Mar 10, 2020Updated 6 years ago
- TBD☆15Feb 6, 2025Updated last year
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43May 24, 2020Updated 6 years ago
- SmartNIC☆14Dec 13, 2018Updated 7 years ago
- Contains source code for sin/cos table verification using UVM☆22Mar 9, 2021Updated 5 years ago
- Verilog-Based-NoC-Simulator☆11May 4, 2016Updated 10 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆30Jan 25, 2024Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Open Source AES☆31Oct 6, 2025Updated 7 months ago
- Filelist generator☆21Apr 23, 2026Updated last month
- Open FPGA Modules☆25Oct 8, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- SystemVerilog code for image processing tasks like demosaicing☆11Jun 28, 2020Updated 5 years ago
- Software, BSPs etc. for 5G wireless IP and PetaLinux☆20Dec 14, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- A static site generator for photoessays.☆10Aug 10, 2017Updated 8 years ago
- A tool for merging the MyHDL workflow with Vivado☆20May 13, 2020Updated 6 years ago