waviousllc / wav-slink-hwView external linksLinks
An Open Source Link Protocol and Controller
☆29Jul 26, 2021Updated 4 years ago
Alternatives and similar repositories for wav-slink-hw
Users that are interested in wav-slink-hw are comparing it to the libraries listed below
Sorting:
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆18Dec 18, 2025Updated 2 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- Open FPGA Modules☆24Oct 8, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆14Oct 2, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42May 24, 2020Updated 5 years ago
- VHDL String Formatting Library☆27Apr 27, 2024Updated last year
- ☆35Dec 10, 2023Updated 2 years ago
- GSI Timing Gateware and Tools☆14Updated this week
- LDPC decoders for ARM processor☆12Jul 23, 2021Updated 4 years ago
- ☆17Apr 7, 2022Updated 3 years ago
- ☆26Jul 27, 2017Updated 8 years ago
- An FPGA-based NetTLP adapter☆27Mar 10, 2020Updated 5 years ago
- ☆30Apr 1, 2017Updated 8 years ago
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- TBD☆14Feb 6, 2025Updated last year
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Summer School Week 1 & 2 repo☆11Jul 1, 2022Updated 3 years ago
- Hardware Snappy decompressor☆11Sep 11, 2024Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Dual RISC-V DISC with integrated eFPGA☆18Oct 9, 2021Updated 4 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Sep 19, 2023Updated 2 years ago
- Verilator / Imgui sim for 3DO FPGA core attempt☆13Jan 29, 2023Updated 3 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- VHDL package to provide C-like string formatting☆15May 6, 2022Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Apr 11, 2023Updated 2 years ago
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- Efabless mpw7 submission☆14May 6, 2024Updated last year