An Open Source Link Protocol and Controller
☆29Jul 26, 2021Updated 5 years ago
Alternatives and similar repositories for wav-slink-hw
Users that are interested in wav-slink-hw are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 5 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆12Sep 23, 2022Updated 4 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Filelist generator☆21Oct 14, 2026Updated 3 weeks ago
- ☆33Nov 25, 2022Updated 3 years ago
- Open FPGA Modules☆26Oct 8, 2024Updated 2 years ago
- Tightly Coupled Bus, low complexity, high performance system bus.☆13Apr 16, 2026Updated 6 months ago
- high level VHDL floating point library for synthesis in fpga☆18Oct 29, 2026Updated last week
- Basic Common Modules☆48Updated this week
- Tenstorrent reference design (harness) for the Open Chiplet Atlas (OCA) architecture☆23Updated this week
- ☆18Apr 7, 2022Updated 4 years ago
- A data packing technique for QC-LDPC codec RTL min-sum layer decoding architecture☆12Aug 15, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Hdl21 Schematics☆17Jan 24, 2024Updated 2 years ago
- A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence gene…☆17Jul 7, 2018Updated 8 years ago
- Repo for all activity related to the ODSA Bunch of Wires Specification☆31Jan 25, 2024Updated 2 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆24Sep 19, 2023Updated 3 years ago
- SystemVerilog Logger☆19Apr 6, 2026Updated 7 months ago
- ☆15Oct 2, 2023Updated 3 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Family of Gradle plugins that provide support for hardware design and verification languages☆10Updated this week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆29Jan 18, 2021Updated 5 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- LDPC decoders for ARM processor☆13Jul 23, 2021Updated 5 years ago
- Project PLS is developed based on icarus iverilog and will compile verilog into a much faster optimized model.☆13Nov 15, 2021Updated 4 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 11 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆27Feb 16, 2022Updated 4 years ago
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆38Dec 24, 2024Updated last year
- Convolutional Neural Networks Coprocessor☆12Dec 8, 2022Updated 3 years ago
- Verilator / Imgui sim for 3DO FPGA core attempt☆13Jan 29, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- BaseJump Open-Source Hardware Accelerator Packages and Sockets☆12Jul 7, 2025Updated last year
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- ☆15May 10, 2019Updated 7 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆26Jun 14, 2026Updated 4 months ago
- Open-Source Framework for Co-Emulation☆13Feb 12, 2021Updated 5 years ago