waviousllc / wav-slink-hwLinks
An Open Source Link Protocol and Controller
☆28Updated 4 years ago
Alternatives and similar repositories for wav-slink-hw
Users that are interested in wav-slink-hw are comparing it to the libraries listed below
Sorting:
- An Open Source Link Protocol and Controller☆27Updated 4 years ago
- Open FPGA Modules☆24Updated last year
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Updated 9 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- ☆17Updated last year
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- Common SystemVerilog RTL modules for RgGen☆16Updated this week
- A Python package for generating HDL wrappers and top modules for HDL sources☆54Updated this week
- AXI4-Compatible Verilog Cores, along with some helper modules.☆17Updated 5 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 2 months ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆15Updated 6 years ago
- Verilog VPI module to dump FST (Fast Signal Trace) databases☆19Updated 2 years ago
- high level VHDL floating point library for synthesis in fpga☆18Updated 3 weeks ago
- LunaPnR is a place and router for integrated circuits☆47Updated 5 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last week
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆23Updated 2 years ago
- An SRAM IP Uniquely designed with open source tools. Static RAM is a type of random-access memory that uses latching circuitry (flip-flop…☆13Updated 5 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Updated 9 months ago
- Bitstream relocation and manipulation tool.☆50Updated 3 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24Updated 5 years ago
- ☆60Updated 4 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Open Source PHY v2☆32Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 3 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- SystemVerilog FSM generator☆33Updated last year
- CMake based hardware build system☆35Updated 3 weeks ago