Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆22Nov 21, 2017Updated 8 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A Xilinx IP Core and App for line scanner image capture and store☆11Sep 5, 2017Updated 8 years ago
- A collection of SPI related cores☆22Nov 12, 2024Updated last year
- A simple utility for testing and debug websocket interaction with servers☆28Jun 7, 2022Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- ☆26Oct 8, 2019Updated 6 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- USB -> AXI Debug Bridge☆46Jun 5, 2021Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- Various projects of SPI loader module for xilinx fpga☆34Jul 20, 2020Updated 6 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆103Oct 31, 2022Updated 3 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- 适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号☆10Jul 10, 2019Updated 7 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- APB Logic☆29Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- ☆13May 21, 2019Updated 7 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- MATLAB implementation of the DVB-S2 as in ETSI EN 302 307-1☆15Aug 26, 2021Updated 4 years ago
- Wishbone to ARM AMBA 4 AXI☆17May 25, 2019Updated 7 years ago
- [READ ONLY] Subtree split of the siyuan-packages-monorepo (see https://github.com/Zuoqiu-Yingyi/siyuan-packages-monorepo)☆12Updated this week
- LDPC编码解码matlab代码和Verilog代码及资料☆51Aug 27, 2018Updated 7 years ago
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 6 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A 4x4x4 Tic-Tac-Toe game suitable for porting to embedded hardware platforms☆11Sep 6, 2017Updated 8 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- SPI通信实现FLASH读写☆17Mar 18, 2020Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Basic USB-CDC device core (Verilog)☆93May 15, 2021Updated 5 years ago
- ☆16Jan 12, 2021Updated 5 years ago