Wissance / QuickSPILinks
Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆21Updated 8 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below
Sorting:
- Generic AXI master stub☆19Updated 11 years ago
- USB -> AXI Debug Bridge☆42Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 6 years ago
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- UART -> AXI Bridge☆70Updated 4 years ago
- Verilog Repository for GIT☆35Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- IP Cores that can be used within Vivado☆27Updated 4 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆53Updated 2 years ago
- A simple DDR3 memory controller☆61Updated 3 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Updated 7 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Updated 3 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- ☆23Updated 6 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 months ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆31Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Updated 5 years ago
- ☆30Updated 8 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Multi-Technology RAM with AHB3Lite interface☆25Updated last year
- A set of Wishbone Controlled SPI Flash Controllers☆97Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆82Updated 3 years ago