Wissance / QuickSPILinks
Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆22Updated 7 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- Generic AXI master stub☆19Updated 10 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- JTAG Test Access Port (TAP)☆34Updated 10 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆64Updated 5 years ago
- PCI bridge☆18Updated 10 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Wishbone interconnect utilities☆41Updated 4 months ago
- UART -> AXI Bridge☆61Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆36Updated 6 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- ☆21Updated 5 years ago
- Minimal DVI / HDMI Framebuffer☆82Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago