Wissance / QuickSPILinks
Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆22Updated 7 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below
Sorting:
- SPI-Flash XIP Interface (Verilog)☆40Updated 3 years ago
- UART -> AXI Bridge☆61Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆85Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Groundhog - Serial ATA Host Bus Adapter☆22Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- ☆21Updated 5 years ago
- Generic AXI master stub☆19Updated 11 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 7 years ago
- ☆30Updated 8 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- PCI bridge☆18Updated 11 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 7 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 6 months ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆73Updated 2 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago