Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆22Nov 21, 2017Updated 8 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 2d Images processing system with FPGA (Zynq 7k) from two dragster linescanner (DR-2k-7)☆13Sep 15, 2017Updated 9 years ago
- A Xilinx IP Core and App for line scanner image capture and store☆12Sep 5, 2017Updated 9 years ago
- An ASP NET MVC 6 Web GUI (Net core) for easy reports generation using ReportGenerator☆10Apr 28, 2023Updated 3 years ago
- A simple utility for testing and debug websocket interaction with servers☆28Jun 7, 2022Updated 4 years ago
- A small tcp server working under Mono or .NET (4.0) and provides hooks for handling data exchange with clients (works under mono and .net…☆18Mar 5, 2026Updated 7 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 5 years ago
- Simple and Fast (3K simultaneous users, 5K RPS) OpenId-Connect authorization server with Keycloak compatible API written in GO. The possi…☆31Jul 27, 2026Updated 3 months ago
- Powerful and useful GUI Cross-platform tool for interact with Serial Port (RS-232, COM) devices☆31Oct 6, 2026Updated 3 weeks ago
- ☆26Oct 8, 2019Updated 7 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- USB -> AXI Debug Bridge☆47Jun 5, 2021Updated 5 years ago
- This is a SPI Master Module Written in Verilog☆14Aug 9, 2018Updated 8 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A set of Wishbone Controlled SPI Flash Controllers☆107Oct 31, 2022Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Matlab implementation of polar codes for a BEC☆11Dec 1, 2017Updated 8 years ago
- ☆20Jun 18, 2022Updated 4 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- USB 1.1 Host and Function IP core☆27Jul 17, 2014Updated 12 years ago
- WebApi toolset that allows you to make CRUD REST APIs with one line of code and to create gRPC and SignalR from reusable components too☆135Jul 4, 2026Updated 3 months ago
- SPI-Flash XIP Interface (Verilog)☆52Oct 24, 2021Updated 5 years ago
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆17Mar 14, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 7 years ago
- Verilog ADPCM decoder compatible with OKI MSM5205☆12Jan 6, 2025Updated last year
- 常用Verilog模块☆22Mar 3, 2020Updated 6 years ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆24Nov 15, 2018Updated 7 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- ☆13May 21, 2019Updated 7 years ago
- Wi-Fi LDPC codec Verilog IP core☆21Jun 30, 2026Updated 4 months ago
- AXI-based Quad SPI flash controller for SoC and embedded system integration.☆18Jul 1, 2026Updated 3 months ago
- Mega/Xmega soft core RTL design.☆11Feb 21, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A set of tools to manipulate text, i.e. making text from templates in C#/Python way is faster than fmt.Sprintf☆151Jul 26, 2026Updated 3 months ago
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆13Jan 15, 2022Updated 4 years ago
- 使用FPGA实现的一个I2C从机模块，可读可写，可改设备地址，可扩展，模拟摄像头内部的sensor☆10Jun 26, 2023Updated 3 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆16Feb 18, 2025Updated last year
- 基于Verilog实现的串口发送程序，带奇偶校验位。☆12Aug 23, 2019Updated 7 years ago
- RISC-V Nox core☆72Jul 22, 2025Updated last year
- Brushless Motor Control Board with DRV8301☆11May 11, 2021Updated 5 years ago