Wissance / QuickSPILinks
Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆21Updated 7 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below
Sorting:
- UART -> AXI Bridge☆63Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- USB 1.1 Host and Function IP core☆23Updated 11 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- ☆21Updated 6 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Generic AXI master stub☆19Updated 11 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- UART 16550 core☆37Updated 11 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆31Updated last year
- Groundhog - Serial ATA Host Bus Adapter☆24Updated 7 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- Universal Advanced JTAG Debug Interface☆16Updated last year