Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
☆21Nov 21, 2017Updated 8 years ago
Alternatives and similar repositories for QuickSPI
Users that are interested in QuickSPI are comparing it to the libraries listed below
Sorting:
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- Various projects of SPI loader module for xilinx fpga☆33Jul 20, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆97Oct 31, 2022Updated 3 years ago
- SPI通信实现FLASH读写☆16Mar 18, 2020Updated 5 years ago
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- MEEP FPGA Shell project, currently supporting Alveos u280 and u55c☆14Mar 14, 2024Updated last year
- USB -> AXI Debug Bridge☆42Jun 5, 2021Updated 4 years ago
- APB Logic☆24Updated this week
- A ZipCPU demonstration port for the icoboard☆19Oct 21, 2021Updated 4 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Oct 24, 2021Updated 4 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- USB 1.1 Host and Function IP core☆24Jul 17, 2014Updated 11 years ago
- ☆20Jun 18, 2022Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- A PicoRV32 SoC for the TinyFPGA BX with peripherals designed for building games☆23Nov 15, 2018Updated 7 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)☆31Aug 14, 2020Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Dec 7, 2020Updated 5 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- ☆34Feb 17, 2026Updated last week
- A Time to Digital Converter designed for Xilinx 7-Series FPGAs☆36Jan 21, 2021Updated 5 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆25Nov 9, 2022Updated 3 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆34Feb 20, 2026Updated last week
- User Space NVMe Driver☆27May 19, 2016Updated 9 years ago
- RISC-V Nox core☆71Jul 22, 2025Updated 7 months ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- UART -> AXI Bridge☆71Jul 1, 2021Updated 4 years ago
- Fractional interpolation using a Farrow structure☆10Oct 11, 2023Updated 2 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆87May 15, 2021Updated 4 years ago