dpretet / friscvLinks
RISCV CPU implementation in SystemVerilog
☆31Updated 3 weeks ago
Alternatives and similar repositories for friscv
Users that are interested in friscv are comparing it to the libraries listed below
Sorting:
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated 2 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆30Updated 4 years ago
- ☆61Updated 4 years ago
- RISCV model for Verilator/FPGA targets☆53Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 11 months ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆66Updated this week
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆14Updated 5 months ago
- RISC-V Nox core☆68Updated 2 months ago
- A configurable general purpose graphics processing unit for☆11Updated 6 years ago
- ☆29Updated last month
- AXI X-Bar☆19Updated 5 years ago
- An Open Source Link Protocol and Controller☆25Updated 4 years ago
- ☆13Updated 2 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 11 months ago
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 7 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- ☆33Updated 2 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆41Updated 4 years ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Updated 2 years ago
- ☆32Updated last week
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 7 months ago