Elphel / eddr3Links
mirror of https://git.elphel.com/Elphel/eddr3
☆40Updated 7 years ago
Alternatives and similar repositories for eddr3
Users that are interested in eddr3 are comparing it to the libraries listed below
Sorting:
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆30Updated 9 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 11 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- UART -> AXI Bridge☆63Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Generic AXI master stub☆19Updated 11 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Open-source high performance AXI4-based HyperRAM memory controller☆78Updated 2 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- MIPI CSI-2 RX☆37Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆34Updated 8 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆74Updated 2 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆30Updated last year
- ☆23Updated 2 months ago
- IP operations in verilog (simulation and implementation on ice40)☆60Updated 5 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- PNG encoder, implemented in VHDL☆23Updated last year
- General Purpose AXI Direct Memory Access☆59Updated last year