mirror of https://git.elphel.com/Elphel/eddr3
☆42Oct 16, 2017Updated 8 years ago
Alternatives and similar repositories for eddr3
Users that are interested in eddr3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- general-cores☆21Jul 16, 2025Updated 8 months ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- Repository gathering basic modules for CDC purpose☆60Dec 31, 2019Updated 6 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆25Mar 9, 2016Updated 10 years ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 2 weeks ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 8 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- A minimal complexity fpga board☆13Jun 1, 2022Updated 3 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Mar 18, 2026Updated last week
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- RTL for mipi serialize and deserialize☆11Oct 16, 2017Updated 8 years ago
- ☆14Feb 24, 2025Updated last year
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Code that goes with the Digilent Maker Space projects- to share and improve all code here is shared under the Creative Commons 3.0 Licens…☆21Jun 5, 2014Updated 11 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆46Jan 14, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- A reconfigurable logic circuit made of identical rotatable tiles.☆25Nov 15, 2021Updated 4 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- AXI Formal Verification IP☆23Apr 28, 2021Updated 4 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 5 years ago
- SPI通信实现FLASH 读写☆17Mar 18, 2020Updated 6 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago