Elphel / eddr3Links
mirror of https://git.elphel.com/Elphel/eddr3
☆40Updated 7 years ago
Alternatives and similar repositories for eddr3
Users that are interested in eddr3 are comparing it to the libraries listed below
Sorting:
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- ☆26Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆48Updated last year
- Generic FIFO implementation with optional FWFT☆58Updated 5 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆36Updated last year
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆72Updated 2 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- ☆70Updated 3 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 7 months ago
- UART models for cocotb☆29Updated 2 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆75Updated 2 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- IP Cores that can be used within Vivado☆26Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- A library of verilog and vhdl modules☆15Updated 6 years ago