mirror of https://git.elphel.com/Elphel/eddr3
☆42Oct 16, 2017Updated 9 years ago
Alternatives and similar repositories for eddr3
Users that are interested in eddr3 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- An Open Source Link Protocol and Controller☆30Aug 1, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- hdmi-ts Project☆13Jun 11, 2017Updated 9 years ago
- A simple DDR3 memory controller☆68Aug 20, 2026Updated 2 months ago
- Repository gathering basic modules for CDC purpose☆64Dec 31, 2019Updated 6 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago
- Verilog Repository for GIT☆37May 4, 2021Updated 5 years ago
- Generic AXI master stub☆20Jul 17, 2014Updated 12 years ago
- Direct Access Memory for MPSoC☆13Oct 19, 2026Updated 2 weeks ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆94Apr 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 9 years ago
- FPU Generator☆21Updated this week
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- general-cores☆21Jul 16, 2025Updated last year
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- 位宽和深度可定制的异步FIFO☆14May 29, 2024Updated 2 years ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 10 years ago
- Controller for i2c EEPROM chip in Verilog for Mojo FPGA board☆28Mar 9, 2016Updated 10 years ago
- Build an open source, extremely simple DMA.☆25Feb 17, 2019Updated 7 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Oct 19, 2026Updated 2 weeks ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated 2 weeks ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆49Jan 14, 2021Updated 5 years ago
- Generic Logic Interfacing Project☆49Jul 29, 2020Updated 6 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- TCL framework to package Vivado IP-Cores☆13May 18, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Joker TV (USB) FPGA verilog/vhdl code☆16May 19, 2026Updated 5 months ago
- Repository containing the DSP gateware cores☆14Mar 9, 2026Updated 7 months ago
- ☆16Jul 16, 2026Updated 3 months ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 8 years ago
- AXI Formal Verification IP☆25Apr 28, 2021Updated 5 years ago
- Tool for updating the contents of BlockRAMs found in Xilinx 7 series bitstreams.☆19Feb 9, 2022Updated 4 years ago
- ☆11Aug 29, 2026Updated 2 months ago