Elphel / eddr3Links
mirror of https://git.elphel.com/Elphel/eddr3
☆40Updated 7 years ago
Alternatives and similar repositories for eddr3
Users that are interested in eddr3 are comparing it to the libraries listed below
Sorting:
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Updated 8 years ago
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- UART -> AXI Bridge☆61Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- MIPI CSI-2 RX☆32Updated 3 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆42Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆33Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆28Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆29Updated 9 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- SystemVerilog testbench for an Ethernet 10GE MAC core☆45Updated 9 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Updated 3 years ago
- Gigabit MAC + UDP/TCP/IP offload Engine☆31Updated 5 years ago
- WISHBONE DMA/Bridge IP Core☆18Updated 10 years ago
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆20Updated 6 months ago
- A simple DDR3 memory controller☆55Updated 2 years ago
- Various utilities for working with FPGAs☆13Updated 9 years ago
- ☆25Updated 3 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆16Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago