Elphel / eddr3View external linksLinks
mirror of https://git.elphel.com/Elphel/eddr3
☆41Oct 16, 2017Updated 8 years ago
Alternatives and similar repositories for eddr3
Users that are interested in eddr3 are comparing it to the libraries listed below
Sorting:
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- general-cores☆21Jul 16, 2025Updated 6 months ago
- VHDL ieee_proposed library, imported as is. See also https://github.com/FPHDL/fphdl☆12Aug 26, 2016Updated 9 years ago
- Repository containing the DSP gateware cores☆14Feb 6, 2026Updated last week
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- hdmi-ts Project☆13Jun 11, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Jan 27, 2026Updated 2 weeks ago
- Repository gathering basic modules for CDC purpose☆58Dec 31, 2019Updated 6 years ago
- An Open Source Link Protocol and Controller☆28Aug 1, 2021Updated 4 years ago
- A simple DDR3 memory controller☆61Jan 9, 2023Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- A parameterizable Vivado HLS project (C/C++) that implements a master and slave AXI-Stream to AXI-Memory-Mapped data mover (AXI-S default…☆16Aug 29, 2018Updated 7 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- TCL framework to package Vivado IP-Cores☆14May 18, 2022Updated 3 years ago
- mirror of https://git.elphel.com/Elphel/x393☆40Mar 16, 2023Updated 2 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- FPGA Development toolset☆20Jun 15, 2017Updated 8 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated 2 weeks ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆24Nov 15, 2021Updated 4 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- Build an open source, extremely simple DMA.☆23Feb 17, 2019Updated 6 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago