nockieboy / gpu
Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.
☆15Updated last year
Alternatives and similar repositories for gpu:
Users that are interested in gpu are comparing it to the libraries listed below
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆28Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆33Updated 10 months ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆40Updated 4 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆26Updated 4 years ago
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆14Updated 3 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆19Updated 3 years ago
- Master-thesis-final☆18Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆21Updated last year
- Use ECP5 JTAG port to interact with user design☆26Updated 3 years ago
- Wishbone interconnect utilities☆38Updated last week
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Ethernet MAC 10/100 Mbps☆25Updated 3 years ago
- Portable HyperRAM controller☆53Updated 2 months ago
- Example Risc-V SoC with VexRiscv, custom peripherals and bare metal firmware☆10Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- PS2 interface☆17Updated 7 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆10Updated 3 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆23Updated 3 years ago
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆22Updated 4 months ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆14Updated 2 weeks ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago