nockieboy / gpuLinks
Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.
☆16Updated 2 years ago
Alternatives and similar repositories for gpu
Users that are interested in gpu are comparing it to the libraries listed below
Sorting:
- Quickly update a bitstream with new RAM contents☆15Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated 3 weeks ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆21Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆42Updated 4 years ago
- soft processor core compatible with i586 instruction set(Intel Pentium) developped on Nexys4 board boots linux kernel with a ramdisk cont…☆32Updated 8 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Updated 5 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆17Updated 3 years ago
- Portable HyperRAM controller☆55Updated 6 months ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 4 months ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆15Updated 3 years ago
- Use ECP5 JTAG port to interact with user design☆29Updated 3 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆24Updated 6 years ago
- Master-thesis-final☆19Updated last year
- Documentation and tools related to DECA FPGA board☆21Updated last year
- ☆34Updated last year
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- ULPI Link Wrapper (USB Phy Interface)☆28Updated 5 years ago
- This repository contains a makefile to easily install Symbiflow for the Xilinx 7 Series boards.☆10Updated 4 years ago