nockieboy / gpuLinks
Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.
☆16Updated 2 years ago
Alternatives and similar repositories for gpu
Users that are interested in gpu are comparing it to the libraries listed below
Sorting:
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- CologneChip GateMate FPGA Module: GMM-7550☆26Updated last month
- Portable HyperRAM controller☆60Updated 11 months ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆31Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆28Updated 4 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆61Updated 2 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆44Updated 4 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆96Updated 5 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆28Updated 4 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆39Updated last year
- ☆34Updated last year
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Mini CPU design with JTAG UART support☆20Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 5 years ago
- Wishbone interconnect utilities☆43Updated 9 months ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆32Updated 2 years ago
- Example Verilog code for Ulx3s☆42Updated 3 years ago
- MMC (and derivative standards) host controller☆24Updated 5 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆33Updated 8 months ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- 🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.☆25Updated 3 years ago
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆62Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 9 months ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆25Updated 6 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆26Updated 6 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆32Updated 5 years ago
- Master-thesis-final☆19Updated 2 years ago