nockieboy / gpuLinks
Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.
☆16Updated 2 years ago
Alternatives and similar repositories for gpu
Users that are interested in gpu are comparing it to the libraries listed below
Sorting:
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated last year
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- Quickly update a bitstream with new RAM contents☆15Updated 3 years ago
- ULPI Link Wrapper (USB Phy Interface)☆27Updated 5 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆20Updated 4 months ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆27Updated 3 years ago
- Example Verilog code for Ulx3s☆40Updated 3 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆55Updated last year
- USB 1.1 Host and Function IP core☆23Updated 10 years ago
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆19Updated 2 years ago
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆36Updated last year
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆41Updated 4 years ago
- CologneChip GateMate FPGA Module: GMM-7550☆22Updated this week
- Mini CPU design with JTAG UART support☆20Updated 3 years ago
- ☆34Updated last year
- Wishbone interconnect utilities☆41Updated 3 months ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Updated 6 years ago
- Experimental FPGA project for streaming two MIPI CSI camera streams to an HDMI monitor using a ULX3S FPGA board☆30Updated 2 years ago
- Improved version of http://web.mit.edu/6.111/volume2/www/f2018/tools/sd_controller.v☆10Updated 3 years ago
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆25Updated 3 months ago
- Portable HyperRAM controller☆55Updated 5 months ago
- Master-thesis-final☆19Updated last year
- Sata 2 Host Controller for FPGA implementation☆17Updated 7 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Updated 3 years ago
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆15Updated 3 years ago
- Documentation and tools related to DECA FPGA board☆21Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago