Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.
☆18Feb 26, 2023Updated 3 years ago
Alternatives and similar repositories for gpu
Users that are interested in gpu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆12Jan 15, 2022Updated 4 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.☆38Jan 4, 2023Updated 3 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated 2 months ago
- Zalt is a home brew Z80 computer with a modern(isch) chipset.☆16Mar 28, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆33Jun 30, 2021Updated 4 years ago
- Simple custom computer on a FPGA☆26Jun 25, 2014Updated 11 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- Verilog clone of YM2149☆45Feb 1, 2025Updated last year
- Gateware for the Terasic/Arrow DECA board, to become a USB2 high speed audio interface☆22Feb 28, 2022Updated 4 years ago
- rv1106，SDK0.0.3☆18May 12, 2022Updated 4 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆26May 13, 2023Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆12Oct 20, 2015Updated 10 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- Z80 based homebrew computer☆34Mar 14, 2023Updated 3 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- Homebrew Motorola 68010 computer☆31Feb 3, 2018Updated 8 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Oct 3, 2020Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆90May 15, 2021Updated 5 years ago
- A compact USB HID host FPGA core supporting keyboards, mice and gamepads.☆165Mar 22, 2025Updated last year
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- An example of VGA output using the RZ-EasyFPGA A2.2 board!☆23May 2, 2026Updated 2 weeks ago
- Project Peppercorn GateMate Test Cases☆16Feb 25, 2026Updated 2 months ago
- Website documenting a hardware project from the 1990s.☆78Mar 20, 2023Updated 3 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- This is a 3D game engine I created in MS-DOS.☆15Nov 8, 2023Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Bare-metal Rust Embedded on K230☆13Dec 18, 2024Updated last year
- ☆35Mar 20, 2025Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VGA interface for Game boy☆34Dec 6, 2023Updated 2 years ago
- ☆27Mar 24, 2015Updated 11 years ago
- FPGA GPU design for DE1-SoC☆72Dec 27, 2021Updated 4 years ago
- Verification IP for UART protocol☆25Aug 3, 2020Updated 5 years ago
- RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instr…☆12Jan 24, 2022Updated 4 years ago
- ☆26Aug 7, 2023Updated 2 years ago
- Building github saved replies☆14Mar 15, 2023Updated 3 years ago