Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.
☆18Feb 26, 2023Updated 3 years ago
Alternatives and similar repositories for gpu
Users that are interested in gpu are comparing it to the libraries listed below
Sorting:
- Verilog RS232 Enhanced Synch-UART & RS232 Debugger HDL core with PC host RS232 real-time Hex-editor / viewer host utility.☆11Jan 15, 2022Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- Typhoon GPU on FPGA☆12Aug 22, 2019Updated 6 years ago
- A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board☆34Jun 30, 2021Updated 4 years ago
- Tune Player for CP/M (AY-3-8910/YM2149)☆12Aug 8, 2020Updated 5 years ago
- Ethernet MAC 10/100 Mbps☆33Oct 31, 2021Updated 4 years ago
- A basic GPU for altera FPGAs☆90Sep 18, 2019Updated 6 years ago
- YM-2149 / AY-3-8910 Complex Sound Generator FPGA core.☆33Jan 4, 2023Updated 3 years ago
- RV1106_IPC☆17May 6, 2022Updated 3 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Zalt is a home brew Z80 computer with a modern(isch) chipset.☆16Sep 17, 2024Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- An example of VGA output using the RZ-EasyFPGA A2.2 board!☆21Jan 15, 2026Updated last month
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- Verification IP for UART protocol☆23Aug 3, 2020Updated 5 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Oct 3, 2020Updated 5 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- SpinalHDL USB system for the ULPI based Arrow DECA board☆20Jan 9, 2022Updated 4 years ago
- ☆25Aug 7, 2023Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- 16 bit RISC-V proof of concept☆25Jan 5, 2026Updated last month
- ☆11May 31, 2016Updated 9 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- A VHDL code generator for wallace tree multiplier☆10Apr 15, 2020Updated 5 years ago
- Homebrew Motorola 68010 computer☆31Feb 3, 2018Updated 8 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- RISCV core RV32I/E.4 threads in a ring architecture☆33Jun 12, 2023Updated 2 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Feb 21, 2019Updated 7 years ago
- A current mode buck converter on the SKY130 PDK☆34Jun 17, 2021Updated 4 years ago
- ☆33Mar 20, 2025Updated 11 months ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- Verilog implementation of Mersenne Twister PRNG☆31Jun 20, 2018Updated 7 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 2 years ago
- Z80 based homebrew computer☆33Mar 14, 2023Updated 2 years ago
- Balthazar's case and the design. Updates regularly as we progress.☆12Oct 22, 2024Updated last year