Example project for the BRS-100-GW1NR9 FPGA development board.
☆19Jul 9, 2026Updated last week
Alternatives and similar repositories for BRS-100-GW1NR9
Users that are interested in BRS-100-GW1NR9 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe stack written in Amaranth.☆17Apr 27, 2026Updated 2 months ago
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆15Mar 28, 2025Updated last year
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 6 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆93Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Altera JBC implementation for Raspberry Pi Pico boards☆20Jan 25, 2026Updated 5 months ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 7 years ago
- slogic16u3-tools☆22Dec 25, 2025Updated 6 months ago
- Contains source code for sin/cos table verification using UVM☆23Mar 9, 2021Updated 5 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆31Jul 7, 2019Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Fault Injection Automatic Test Equipment☆15Nov 22, 2021Updated 4 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- SystemVerilog file list pruner☆18Mar 2, 2026Updated 4 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆17Dec 14, 2025Updated 7 months ago
- Testfield: T593☆15Apr 27, 2026Updated 2 months ago
- Teensy 4 I2S Audio Library☆13Nov 1, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated last month
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Tang Nano 9k board and VHDL explorations!☆15Feb 5, 2026Updated 5 months ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 5 years ago
- Using PIO & CDC for multiple UART to USB on a RP2040/RP2350☆18Sep 6, 2024Updated last year
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Tax types and computations for Australia☆11Jul 2, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Customized ASIC framework for Retro Stuff☆25Updated this week
- Keks Game Console☆19Aug 5, 2023Updated 2 years ago
- Combined ESP32C3 and iCE40 FPGA board☆18Jul 13, 2022Updated 4 years ago
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆32Updated this week
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 5 months ago