Example project for the BRS-100-GW1NR9 FPGA development board.
☆19Sep 9, 2026Updated last month
Alternatives and similar repositories for BRS-100-GW1NR9
Users that are interested in BRS-100-GW1NR9 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- PCIe stack written in Amaranth.☆18Apr 27, 2026Updated 5 months ago
- MPSSE/JTAG impementation for the Raspberry Pi Pico☆16Mar 28, 2025Updated last year
- A low cost FPGA development board for absolute newbies☆18Jan 2, 2019Updated 7 years ago
- A simple script to build open-source FPGA tools.☆17May 11, 2020Updated 6 years ago
- fcapz: Open-source, vendor-agnostic full-featured FPGA debug cores. Embedded Logic analyzer, Embedded I/O and Embedded JTAG-AXI☆127Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- FuseSoc Verification Automation☆22Jul 21, 2022Updated 4 years ago
- Altera JBC implementation for Raspberry Pi Pico boards☆20Jan 25, 2026Updated 8 months ago
- Top level for the November shuttle☆13Nov 20, 2021Updated 4 years ago
- HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs☆13Feb 9, 2019Updated 7 years ago
- Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was…☆10Mar 4, 2023Updated 3 years ago
- FPGA Portable Music Generator☆11Aug 1, 2018Updated 8 years ago
- slogic16u3-tools☆30Sep 29, 2026Updated last week
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 7 years ago
- Icarus SIMBUS☆21Nov 6, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- LiteX-based gateware for LimeSDR boards.☆22Updated this week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated 3 weeks ago
- Repository that maintain the OpenBus Interface spec☆22Apr 26, 2023Updated 3 years ago
- video stream scaler based on FPGA and verilog☆20Mar 28, 2024Updated 2 years ago
- Fault Injection Automatic Test Equipment☆17Nov 22, 2021Updated 4 years ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 9 months ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Teensy 4 I2S Audio Library☆15Nov 1, 2021Updated 4 years ago
- Dual MikroBUS board for Upduino 2 FPGA☆18May 24, 2018Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Final Project written in Lucid (verilog) for the Mojo FPGA development board. Reads pixels from HDMI and sends pixel data to 22,000 APA10…☆40May 25, 2020Updated 6 years ago
- ILP SAT Detailed Router☆13Apr 14, 2020Updated 6 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 4 months ago
- USB virtual model in C++, co-simulating with Verilog, SystemVerilog and VHDL☆35Oct 15, 2024Updated last year
- HDL tools layer for OpenEmbedded☆18Oct 20, 2024Updated last year
- Tang Nano 9k board and VHDL explorations!☆15Feb 5, 2026Updated 8 months ago
- Nios II Vscode Extension☆10Sep 17, 2020Updated 6 years ago
- Using PIO & CDC for multiple UART to USB on a RP2040/RP2350☆20Sep 6, 2024Updated 2 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Tax types and computations for Australia☆11Sep 19, 2026Updated 3 weeks ago
- Keks Game Console☆19Aug 5, 2023Updated 3 years ago
- Combined ESP32C3 and iCE40 FPGA board☆20Jul 13, 2022Updated 4 years ago
- Betrusted embedded controller (UP5K)☆50Dec 22, 2023Updated 2 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- Compiler Explorer for RTL: synthesize Verilog with Yosys and explore timing paths, logic depth, and fanin/fanout interactively☆45Sep 10, 2026Updated last month
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago