ObKo / USBCoreLinks
USB Full-Speed/Hi-Speed Device Controller core for FPGA
☆32Updated 4 years ago
Alternatives and similar repositories for USBCore
Users that are interested in USBCore are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 7 years ago
- Wishbone controlled I2C controllers☆53Updated 11 months ago
- USB Full Speed PHY☆46Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆29Updated 5 years ago
- artix-7 PCIe dev board☆31Updated 8 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆20Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- Spen's Official OpenOCD Mirror☆50Updated 7 months ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Nitro USB FPGA core☆86Updated last year
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Updated 8 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago