ObKo / USBCoreLinks
USB Full-Speed/Hi-Speed Device Controller core for FPGA
☆32Updated 4 years ago
Alternatives and similar repositories for USBCore
Users that are interested in USBCore are comparing it to the libraries listed below
Sorting:
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- USB Full Speed PHY☆45Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated 2 years ago
- Featherweight RISC-V implementation☆53Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 7 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆97Updated 5 years ago
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 4 years ago
- Generic Logic Interfacing Project☆46Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- SoftCPU/SoC engine-V☆54Updated 5 months ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Open PicoBlaze Assembler☆63Updated last year
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Wishbone interconnect utilities☆41Updated 6 months ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Documenting the Anlogic FPGA bit-stream format.☆88Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago
- Nitro USB FPGA core☆87Updated last year
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆53Updated 3 months ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 7 months ago