ObKo / USBCoreLinks
USB Full-Speed/Hi-Speed Device Controller core for FPGA
☆32Updated 5 years ago
Alternatives and similar repositories for USBCore
Users that are interested in USBCore are comparing it to the libraries listed below
Sorting:
- FPGA USB 1.1 Low-Speed Implementation☆35Updated 7 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- LatticeMico32 soft processor☆107Updated 11 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆93Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆63Updated 7 years ago
- Wishbone controlled I2C controllers☆57Updated last year
- USB Full Speed PHY☆48Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆44Updated 6 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆53Updated 2 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Updated last month
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Wishbone interconnect utilities☆44Updated last month
- Generic Logic Interfacing Project☆48Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆35Updated last year
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 5 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 10 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Updated 3 weeks ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- Using VexRiscv without installing Scala☆39Updated 4 years ago
- Project X-Ray Database: XC7 Series☆74Updated 4 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- iDEA FPGA Soft Processor☆16Updated 9 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆83Updated 5 years ago
- Open Processor Architecture☆26Updated 9 years ago
- TCP/IP controlled VPI JTAG Interface.☆69Updated last year