USB Full-Speed/Hi-Speed Device Controller core for FPGA
☆34Nov 23, 2020Updated 5 years ago
Alternatives and similar repositories for USBCore
Users that are interested in USBCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 10 years ago
- A configurable USB 2.0 device core☆31Jun 12, 2020Updated 6 years ago
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated 2 years ago
- Altera JTAG UART wrapper for Bluespec☆26Mar 27, 2014Updated 12 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated 2 years ago
- VGA demo on bluepill (using STM32F103 microcontroller)☆20Jan 27, 2022Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆38Oct 29, 2015Updated 10 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- A Win32 + libusb-1.0 API port of fxload, programming tool for Cypress EZ-USB series.☆10Jun 30, 2015Updated 11 years ago
- ☆19Oct 5, 2020Updated 5 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 13 years ago
- Utility to decompress HD-COPY floppy images.☆14Mar 22, 2018Updated 8 years ago
- Enigma in FPGA☆29May 18, 2019Updated 7 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆39Oct 4, 2024Updated last year
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 6 years ago
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- PS/2 Keyboard IP written in VHDL for Xilinx FPGA☆17Jul 11, 2015Updated 11 years ago
- Utilities for Avalon Memory Map☆11Jun 16, 2026Updated last month
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆103Jun 6, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Updated this week
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Aug 31, 2018Updated 7 years ago
- ☆82Feb 5, 2022Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- Sends keyboard events from Oculus Touch inputs☆10Apr 14, 2020Updated 6 years ago