USB Full-Speed/Hi-Speed Device Controller core for FPGA
☆34Nov 23, 2020Updated 5 years ago
Alternatives and similar repositories for USBCore
Users that are interested in USBCore are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based I2C to RS-232 serial converter / bus monitor☆13Jan 29, 2016Updated 10 years ago
- FPGA USB 1.1 Low-Speed Implementation☆36Oct 3, 2018Updated 7 years ago
- Implementation of FM (frequency modulation) radio transmitter in FPGA Altera Cyclone III.☆14May 16, 2016Updated 9 years ago
- Universal Advanced JTAG Debug Interface☆17May 10, 2024Updated last year
- Xilinx Virtual Cable Daemon☆20Nov 20, 2019Updated 6 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Altera JTAG UART wrapper for Bluespec☆25Mar 27, 2014Updated 12 years ago
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆104Oct 3, 2019Updated 6 years ago
- FPGA code for NeTV2☆16Dec 3, 2018Updated 7 years ago
- LIB:Library for interacting with an FPGA over USB☆85Jan 16, 2021Updated 5 years ago
- SDR-Transceiver☆10Dec 30, 2019Updated 6 years ago
- VGA demo on bluepill (using STM32F103 microcontroller)☆20Jan 27, 2022Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆25Jan 12, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- A Win32 + libusb-1.0 API port of fxload, programming tool for Cypress EZ-USB series.☆10Jun 30, 2015Updated 10 years ago
- FPGA config visualized. demo:☆20Mar 17, 2020Updated 6 years ago
- Sweet32 32bit MRISC CPU - VHDL and software toolchain sources (including documentation)☆38Oct 29, 2015Updated 10 years ago
- 3D PCB renderer for checking gerber files before manufacture☆20Jan 22, 2018Updated 8 years ago
- Xilinx JTAG Toolchain on Digilent Arty board☆17Mar 15, 2018Updated 8 years ago
- A circuit board development environment driven by Forth.☆12Dec 12, 2020Updated 5 years ago
- Utility to decompress HD-COPY floppy images.☆14Mar 22, 2018Updated 8 years ago
- MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…☆17May 30, 2013Updated 12 years ago
- A RISC-V processor☆15Dec 11, 2018Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Enigma in FPGA☆29May 18, 2019Updated 6 years ago
- Open Processor Architecture☆26Apr 7, 2016Updated 10 years ago
- High Speed USB 2.0 capture device based on miniSpartan6+☆60May 26, 2020Updated 5 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆40Oct 4, 2024Updated last year
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- TLUT tool flow for parameterised configurations for FPGAs☆17Aug 5, 2024Updated last year
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the …☆15Jan 13, 2015Updated 11 years ago
- Better barebox. Support AR9331, AR9344 and more...☆14May 20, 2018Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆99Jun 6, 2020Updated 5 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆73Dec 17, 2025Updated 4 months ago
- An open-source VHDL library for FPGA design.☆32Jun 2, 2022Updated 3 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Jan 7, 2016Updated 10 years ago