ObKo / USBCoreLinks
USB Full-Speed/Hi-Speed Device Controller core for FPGA
☆32Updated 4 years ago
Alternatives and similar repositories for USBCore
Users that are interested in USBCore are comparing it to the libraries listed below
Sorting:
- Generic Logic Interfacing Project☆46Updated 5 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- USB Full Speed PHY☆45Updated 5 years ago
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- A configurable USB 2.0 device core☆31Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 7 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆60Updated 6 years ago
- SoftCPU/SoC engine-V☆54Updated 4 months ago
- Open Processor Architecture☆26Updated 9 years ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆91Updated 6 years ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- vhd2vl is designed to translate synthesizable VHDL into Verilog 2001.☆26Updated 9 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- FPGA USB 1.1 Low-Speed Implementation☆34Updated 6 years ago
- PicoRV☆44Updated 5 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated last week
- Wishbone interconnect utilities☆41Updated 5 months ago
- Spen's Official OpenOCD Mirror☆50Updated 4 months ago
- A RISC-V processor☆15Updated 6 years ago
- Flexible Byte transport protocol for bus bridging CPUs to FPGAs over UART,SPI,SERDES physical interfaces☆34Updated 8 months ago
- Basic USB 1.1 Host Controller for small FPGAs☆91Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- Atom Hardware IDE☆13Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆95Updated 5 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- LatticeMico32 soft processor☆106Updated 10 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 5 years ago
- Wishbone controlled I2C controllers☆51Updated 8 months ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆36Updated 4 years ago