RClabiisc / I2SRV32-V-v1Links
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆29Updated last year
Alternatives and similar repositories for I2SRV32-V-v1
Users that are interested in I2SRV32-V-v1 are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆15Updated last year
- An 8 input interrupt controller written in Verilog.☆27Updated 13 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆26Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆28Updated last year
- ☆30Updated last month
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆47Updated 3 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- A 32 point radix-2 FFT module written in Verilog☆23Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆24Updated this week
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- ☆21Updated 6 years ago
- SoC Based on ARM Cortex-M3☆33Updated 5 months ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆31Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- ☆20Updated 2 years ago
- ☆21Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- To design test bench of the APB protocol☆18Updated 4 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆36Updated 2 years ago
- ☆15Updated 3 years ago
- Simple single-port AXI memory interface☆46Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- North Carolina State University: ECE 745 : Project: LC3 Microcontroller Functional Verification using SystemVerilog☆11Updated 8 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated last year