RClabiisc / I2SRV32-V-v1
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆22Updated 2 months ago
Related projects: ⓘ
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆25Updated 2 years ago
- ☆16Updated last year
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆18Updated 2 months ago
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆29Updated last month
- 256-bit vector processor based on the RISC-V vector (V) extension☆26Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆21Updated 2 years ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆26Updated last year
- Verilog Fundamentals Explained for Beginners and Professionals☆18Updated last year
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆18Updated 6 years ago
- IEEE 754 floating point library in system-verilog and vhdl☆53Updated 3 months ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆20Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- Implementing Different Adder Structures in Verilog☆54Updated 5 years ago
- A simple DDR3 memory controller☆49Updated last year
- Design implementation of the RV32I Core in Verilog HDL with Zicsr extension☆59Updated 9 months ago
- ☆35Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆43Updated 2 years ago
- Open source ISS and logic RISC-V 32 bit project☆32Updated 2 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆60Updated 3 years ago
- An 8 input interrupt controller written in Verilog.☆24Updated 12 years ago
- 5 Day TCL begginer to advanced training workshop by VSD☆15Updated 11 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆68Updated 10 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆39Updated 3 years ago
- A Verilog based 5-stage fully functional pipelined RISC-V Processor code.☆18Updated 3 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆13Updated 6 months ago
- Architectural design of data router in verilog☆26Updated 4 years ago
- Design and UVM-TB of RISC -V Microprocessor☆12Updated 2 months ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago