RClabiisc / I2SRV32-V-v1Links
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆27Updated last year
Alternatives and similar repositories for I2SRV32-V-v1
Users that are interested in I2SRV32-V-v1 are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- Design and UVM-TB of RISC -V Microprocessor☆23Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆20Updated 11 months ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- ☆14Updated 2 years ago
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- A simple DDR3 memory controller☆58Updated 2 years ago
- ☆30Updated 2 weeks ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- To design test bench of the APB protocol☆17Updated 4 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last month
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 7 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated 11 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 9 months ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- Xilinx AXI VIP example of use☆41Updated 4 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- Verilog HDL implementation of SDRAM controller and SDRAM model☆28Updated last year
- ☆20Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆45Updated 3 years ago
- Accelerating the AES algorithm on an FPGA and comparing the speedup with both AES and Modified AES algorithms☆27Updated 3 years ago
- ☆17Updated 2 years ago