RClabiisc / I2SRV32-V-v1
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆26Updated 7 months ago
Alternatives and similar repositories for I2SRV32-V-v1:
Users that are interested in I2SRV32-V-v1 are comparing it to the libraries listed below
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆28Updated 2 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆22Updated 7 months ago
- ☆16Updated last year
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆36Updated 3 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆27Updated last year
- 5 Day TCL begginer to advanced training workshop by VSD☆16Updated last year
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆19Updated 10 months ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆64Updated 4 years ago
- In this workshop, we will delve into the process of designing an Application Specific Integrated Circuit (ASIC) from the Register Transf…☆9Updated 5 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆39Updated last year
- ☆11Updated this week
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆13Updated 11 months ago
- An 8 input interrupt controller written in Verilog.☆25Updated 12 years ago
- Complete tutorial code.☆15Updated 9 months ago
- 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Coun…☆32Updated 2 years ago
- ☆12Updated 2 years ago
- 32-bit 5-Stage Pipelined RISC V RV32I Core☆35Updated 6 months ago
- A 32 point radix-2 FFT module written in Verilog☆21Updated 4 years ago
- Verilog RTL Design☆31Updated 3 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆23Updated 3 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆51Updated 2 years ago
- ☆12Updated last year
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆13Updated last year
- ☆40Updated 2 years ago
- ☆12Updated 6 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆41Updated 3 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆23Updated 2 years ago
- This repository documents my work on Advanced Physical Design Using OpenLANE/Sky130. The objective of this project was to implement an op…☆14Updated 3 years ago
- General Purpose AXI Direct Memory Access☆48Updated 8 months ago
- This repository contains all the contents studied and created during the Advanced Physical Design Workshop using OpenLANE and SKY130 PDK☆37Updated 2 years ago