RClabiisc / I2SRV32-V-v1Links
Reconfigurable Computing Lab, DESE, Indian Institiute of Science
☆28Updated last year
Alternatives and similar repositories for I2SRV32-V-v1
Users that are interested in I2SRV32-V-v1 are comparing it to the libraries listed below
Sorting:
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- Implementation of the pipelined RISC V processor with many useful features as fully bypassing, dynamic branch prediction, single and mult…☆14Updated last year
- General Purpose AXI Direct Memory Access☆57Updated last year
- An 8 input interrupt controller written in Verilog.☆28Updated 13 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆30Updated 4 years ago
- ☆30Updated last week
- Design and UVM-TB of RISC -V Microprocessor☆25Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆24Updated last year
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated last year
- A 32 point radix-2 FFT module written in Verilog☆24Updated 5 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆15Updated last year
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- APB Logic☆19Updated 3 weeks ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆11Updated last year
- Implementation of the PCIe physical layer☆48Updated last month
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 4 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆22Updated last year
- To design test bench of the APB protocol☆17Updated 4 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- Complete tutorial code.☆21Updated last year
- DUTH RISC-V Superscalar Microprocessor☆31Updated 10 months ago
- DMA Hardware Description with Verilog☆15Updated 5 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago