CESNET / ofm
Open FPGA Modules
☆22Updated last week
Related projects: ⓘ
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆29Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated last month
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆40Updated 9 months ago
- Extensible FPGA control platform☆52Updated last year
- A simple DDR3 memory controller☆49Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆28Updated this week
- Open source ISS and logic RISC-V 32 bit project☆32Updated 2 months ago
- APB Logic☆12Updated 6 months ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆12Updated 2 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆25Updated this week
- General Purpose AXI Direct Memory Access☆44Updated 4 months ago
- mirror of https://git.elphel.com/Elphel/eddr3☆40Updated 6 years ago
- Implementation of the PCIe physical layer☆28Updated 4 years ago
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated 10 months ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆21Updated 9 months ago
- Ethernet interface modules for Cocotb☆53Updated 10 months ago
- APB UVC ported to Verilator☆11Updated 10 months ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆15Updated 4 years ago
- ☆32Updated last year
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆59Updated last week
- ☆19Updated this week
- HW-SW Co-Simulation Library for AMBA AXI BFM using DPI/VPI☆28Updated 3 years ago
- ☆25Updated last year
- ☆56Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆49Updated 4 years ago
- AXI Stream UART (verilog)☆9Updated 4 years ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆4Updated last year
- Modular SRAM-based 2D hierarchical-search Binary Content Addressable Memory (2D-BCAM)☆18Updated 9 years ago
- Open Source Verification Bundle for VHDL and System Verilog☆39Updated 8 months ago