CESNET / ofmLinks
Open FPGA Modules
☆24Updated last year
Alternatives and similar repositories for ofm
Users that are interested in ofm are comparing it to the libraries listed below
Sorting:
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆50Updated last year
- mirror of https://git.elphel.com/Elphel/eddr3☆41Updated 8 years ago
- WISHBONE Interconnect☆11Updated 8 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆37Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- Testbenches for HDL projects☆21Updated last week
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago
- UART models for cocotb☆31Updated last month
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 7 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆15Updated 2 years ago
- ☆30Updated last month
- Generic AXI master stub☆19Updated 11 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆36Updated 5 years ago
- IP operations in verilog (simulation and implementation on ice40)☆61Updated 6 years ago
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆24Updated last year
- SystemVerilog FSM generator☆32Updated last year
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆21Updated 2 years ago
- ☆21Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago