Open FPGA Modules
☆24Oct 8, 2024Updated last year
Alternatives and similar repositories for ofm
Users that are interested in ofm are comparing it to the libraries listed below
Sorting:
- Testbenches for HDL projects☆22Updated this week
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls.☆38Feb 21, 2026Updated last week
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆70Dec 17, 2025Updated 2 months ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- GSI Timing Gateware and Tools☆14Feb 20, 2026Updated last week
- FPGA Additive White Gaussian Noise Generator Using the Box Mueller Method☆11Oct 7, 2016Updated 9 years ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 7 years ago
- SoC based on RISC V ISA☆10Apr 22, 2022Updated 3 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Verilog modules for software-defined radio.☆18Dec 31, 2012Updated 13 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- Open source Photonics PDK for VTT's 3 um SOI platform.☆14May 26, 2025Updated 9 months ago
- LMAC Core1 - Ethernet 1G/100M/10M☆19Apr 3, 2023Updated 2 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- gdsfactory implementation of LXT PDK.☆16Feb 20, 2026Updated last week
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- A collection of Opal Kelly provided design resources☆17Nov 7, 2025Updated 3 months ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- ☆10Nov 2, 2023Updated 2 years ago
- Generates simple AXI4-lite IP for use in Vivado from register specifications☆15Apr 11, 2025Updated 10 months ago
- 利用ZYNQ7020实现SAR数据采集系统，其中包含硬件设计代码、上位机、测试程序。☆14Feb 27, 2025Updated last year
- USB-PD-3.1-Verilog☆17Apr 22, 2024Updated last year
- ESnet general-purpose FPGA design library.☆14Feb 18, 2026Updated last week
- ☆18Jul 3, 2025Updated 7 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Heston implementation for Zynq with Vivado HLS☆16Jun 30, 2015Updated 10 years ago
- VHDL implementation of carrier phase recovery (CPR) techniques for coherent optical systems☆16Dec 6, 2020Updated 5 years ago
- ☆17Apr 25, 2024Updated last year
- OscillatorIMP ecosystem FPGA IP sources☆27Updated this week
- Low Density Parity Check Decoder☆18Sep 12, 2016Updated 9 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆15Nov 8, 2025Updated 3 months ago
- The UVM written in Python☆17Dec 26, 2025Updated 2 months ago