maidenone / ORGFXSoC
An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)
☆71Updated 12 years ago
Related projects ⓘ
Alternatives and complementary repositories for ORGFXSoC
- FGPU is a soft GPU architecture general purpose computing☆56Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 4 years ago
- Parallel Array of Simple Cores. Multicore processor.☆92Updated 5 years ago
- Experiments with fixed function renderers and Chisel HDL☆58Updated 5 years ago
- Yet Another RISC-V Implementation☆84Updated last month
- Riscy-SoC is SoC based on RISC-V CPU core, designed in Verilog☆78Updated 5 years ago
- SoftCPU/SoC engine-V☆54Updated last year
- SpinalHDL documentation assets (pictures, slides, ...)☆31Updated 2 weeks ago
- Hamming ECC Encoder and Decoder to protect memories☆28Updated last month
- Ethernet MAC 10/100 Mbps☆78Updated 5 years ago
- Mathematical Functions in Verilog☆84Updated 3 years ago
- Basic floating-point components for RISC-V processors☆62Updated 4 years ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 3 months ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆70Updated 4 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- LowRISC port to Zedboard☆12Updated 7 years ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆80Updated 3 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆40Updated 4 years ago
- LatticeMico32 soft processor☆102Updated 10 years ago
- Platform Level Interrupt Controller☆35Updated 6 months ago
- Wishbone interconnect utilities☆36Updated 5 months ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- I2C controller core☆33Updated last year
- RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards☆99Updated 5 years ago
- USB 1.1 Host and Function IP core☆19Updated 10 years ago
- ☆19Updated 3 years ago
- IP operations in verilog (simulation and implementation on ice40)☆52Updated 5 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆58Updated 4 years ago