An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)
☆76Jun 7, 2012Updated 13 years ago
Alternatives and similar repositories for ORGFXSoC
Users that are interested in ORGFXSoC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆34Dec 14, 2010Updated 15 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆44May 26, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- verilog/FPGA hardware description for very simple GPU☆16Apr 9, 2019Updated 6 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆14May 3, 2012Updated 13 years ago
- FGPU is a soft GPU architecture general purpose computing☆61Nov 9, 2020Updated 5 years ago
- Minimal microprocessor☆21Jul 1, 2017Updated 8 years ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated 3 weeks ago
- CNN accelerator using NoC architecture☆18Dec 6, 2018Updated 7 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated this week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆119May 11, 2023Updated 2 years ago
- Cryptography accelerator ASIC (for AES128/AES256 and SHA256) using Skywater 130nm process node (main project repo). Taped out in December…☆23Jan 13, 2021Updated 5 years ago
- Network on Chip for MPSoC☆28Feb 28, 2026Updated 3 weeks ago
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- A tiniest ASIC GPU that can render only two texture mapped triangles☆27Jan 2, 2026Updated 2 months ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆91Oct 3, 2020Updated 5 years ago
- Deep learning accelerator for convolutional layer (convolution operation) and fully-connected layer(matrix-multiplication).☆19Nov 18, 2018Updated 7 years ago
- ☆11Feb 16, 2019Updated 7 years ago
- GPL v3 2D/3D graphics engine in verilog☆691Aug 31, 2014Updated 11 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 13 years ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- An open source GPU based off of the AMD Southern Islands ISA.☆1,351Aug 18, 2025Updated 7 months ago
- HW JPEG decoder wrapper with AXI-4 DMA☆37Oct 25, 2020Updated 5 years ago
- Contains commonly used UVM components (agents, environments and tests).☆32Aug 17, 2018Updated 7 years ago
- Is a collection of NULL Convention Logic (NCL) circuits and libraries written in Verilog to provide the experience of logically determine…☆15Jun 15, 2016Updated 9 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Dec 2, 2018Updated 7 years ago
- ☆10May 26, 2023Updated 2 years ago
- Experiments with fixed function renderers and Chisel HDL☆60Mar 31, 2019Updated 6 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Updated this week
- VHDL description of the custom Demolicious GPU. Built during a single semester at NTNU☆39Jan 31, 2017Updated 9 years ago
- Matrix Multiplication in Hardware☆16Jun 3, 2020Updated 5 years ago
- RTL implementation of a ray-tracing GPU☆15Dec 18, 2012Updated 13 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- FPGA development platform for high-performance RF and digital design☆32Dec 3, 2015Updated 10 years ago