enjoy-digital / daisho
Test of the USB3 IP Core from Daisho on a Xilinx device
☆86Updated 5 years ago
Alternatives and similar repositories for daisho:
Users that are interested in daisho are comparing it to the libraries listed below
- A wishbone controlled scope for FPGA's☆75Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆209Updated 2 years ago
- FPGA USB stack written in LiteX☆126Updated 2 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆94Updated last year
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆84Updated 6 years ago
- FPGA USB 1.1 Low-Speed Implementation☆33Updated 6 years ago
- Change part number or package in a Xilinx 7-series FPGA bitstream☆37Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆88Updated 3 months ago
- Small footprint and configurable SATA core☆134Updated last month
- Nitro USB FPGA core☆84Updated 11 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- Small footprint and configurable JESD204B core☆41Updated last month
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆88Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆79Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆62Updated this week
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 4 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆104Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆86Updated 5 months ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆116Updated 8 years ago
- Project X-Ray Database: XC7 Series☆65Updated 3 years ago
- 妖刀夢渡☆59Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated 10 months ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- Lattice iCE40 FPGA experiments - Work in progress☆104Updated 3 years ago
- Ultimate ECP5 development board☆104Updated 5 years ago
- USB Serial on the TinyFPGA BX☆135Updated 3 years ago
- Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format.☆73Updated 3 years ago