apriya-ram / AXI_FIFO_BFMView external linksLinks
AXI4 with a FIFO integrated with VIP
☆22Feb 29, 2024Updated last year
Alternatives and similar repositories for AXI_FIFO_BFM
Users that are interested in AXI_FIFO_BFM are comparing it to the libraries listed below
Sorting:
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- ☆13Jul 5, 2019Updated 6 years ago
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Verification IP for APB protocol☆75Dec 18, 2020Updated 5 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- ☆20Nov 18, 2022Updated 3 years ago
- ☆11Mar 12, 2024Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Mar 17, 2022Updated 3 years ago
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆26Nov 14, 2022Updated 3 years ago
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 6 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- ☆48Nov 3, 2023Updated 2 years ago
- ☆11Jul 28, 2022Updated 3 years ago
- Systemverilog DPI-C call Python function☆28Mar 11, 2021Updated 4 years ago
- VIP for AXI Protocol☆164May 24, 2022Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago
- Formal Verification of RISC V IM Processor☆10Mar 27, 2022Updated 3 years ago
- Open-source AI Accelerator Stack integrating compute, memory, and software — from RTL to PyTorch.☆24Updated this week
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆21Mar 25, 2025Updated 10 months ago
- ☆15May 13, 2025Updated 9 months ago
- ☆17Dec 21, 2020Updated 5 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆12Jul 28, 2021Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- An 8 input interrupt controller written in Verilog.☆28Mar 22, 2012Updated 13 years ago
- Simple implementation of I2C interface written on Verilog and SystemC☆49Aug 26, 2017Updated 8 years ago
- LIS Network-on-Chip Implementation☆34Aug 29, 2016Updated 9 years ago
- ☆21Sep 26, 2025Updated 4 months ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022☆11Sep 21, 2022Updated 3 years ago
- this repository is a project about iic master, created by gyj in second half of 2017☆18Jun 30, 2018Updated 7 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated 2 weeks ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Apr 27, 2016Updated 9 years ago