freecores / usbhostslaveView external linksLinks
USB 1.1 Host and Function IP core
☆24Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for usbhostslave
Users that are interested in usbhostslave are comparing it to the libraries listed below
Sorting:
- ☆14Nov 5, 2017Updated 8 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- Ethernet MAC 10/100 Mbps☆31Oct 31, 2021Updated 4 years ago
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- USB 2.0 Device IP Core☆74Oct 1, 2017Updated 8 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- MMU for Z80 and eZ80☆19Mar 4, 2021Updated 4 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- Platform Level Interrupt Controller☆44May 10, 2024Updated last year
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆83Oct 2, 2019Updated 6 years ago
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆30Jun 4, 2025Updated 8 months ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 5 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Jan 6, 2025Updated last year
- ☆29Oct 20, 2019Updated 6 years ago
- Arduino library for the CH375 USB host chip☆33Aug 13, 2020Updated 5 years ago
- 8051 core☆113Jul 17, 2014Updated 11 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆86May 15, 2021Updated 4 years ago
- Yet another free 8051 FPGA core☆36Sep 16, 2018Updated 7 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Jun 19, 2018Updated 7 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- A configurable USB 2.0 device core☆32Jun 12, 2020Updated 5 years ago
- SPI interface connect to APB BUS with Verilog HDL☆39Jun 27, 2021Updated 4 years ago
- SpinalHDL documentation assets (pictures, slides, ...)☆32Dec 10, 2024Updated last year
- ☆10Nov 13, 2025Updated 3 months ago
- A collection of debugging busses developed and presented at zipcpu.com☆42Jan 18, 2024Updated 2 years ago
- A simple pam account module to process HBAC rules stored on an IPA server☆10May 14, 2018Updated 7 years ago
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Sep 6, 2021Updated 4 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆44Mar 7, 2024Updated last year
- Xilinx Artix-7 FPGA Development Board☆38Mar 26, 2020Updated 5 years ago
- Port of https://github.com/eleqian/WiDSO/tree/master/MCU/USB-Blaster to GCC and "traditional" STM32F103C8T6 Bluepill board.☆43Feb 15, 2019Updated 6 years ago
- ☆10Mar 18, 2020Updated 5 years ago
- Mirror of NeTV FPGA Verilog Code☆15Jan 21, 2012Updated 14 years ago