freecores / usbhostslaveLinks
USB 1.1 Host and Function IP core
☆23Updated 11 years ago
Alternatives and similar repositories for usbhostslave
Users that are interested in usbhostslave are comparing it to the libraries listed below
Sorting:
- USB 2.0 Device IP Core☆70Updated 8 years ago
- SPI-Flash XIP Interface (Verilog)☆45Updated 4 years ago
- Small (Q)SPI flash memory programmer in Verilog☆64Updated 2 years ago
- TCP/IP controlled VPI JTAG Interface.☆67Updated 9 months ago
- Ethernet MAC 10/100 Mbps☆28Updated 3 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Updated 7 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆37Updated 6 years ago
- turbo 8051☆29Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Verilog Repository for GIT☆33Updated 4 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆81Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆21Updated 2 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Open-source high performance AXI4-based HyperRAM memory controller☆79Updated 3 years ago
- Wishbone interconnect utilities☆42Updated 8 months ago
- Minimal DVI / HDMI Framebuffer☆82Updated 5 years ago
- Python script for generating Xilinx .coe files for RAM initializing☆18Updated 6 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
- ☆30Updated 8 years ago
- DDR3 SDRAM controller☆18Updated 11 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆31Updated 9 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆90Updated 2 years ago
- UART 16550 core☆37Updated 11 years ago
- JTAG Test Access Port (TAP)☆36Updated 11 years ago
- AHB-Lite Quad I/O SPI Flash memory controller with direct mapped cache and support for XiP☆14Updated last year
- Basic USB 1.1 Host Controller for small FPGAs☆95Updated 5 years ago
- Sata 2 Host Controller for FPGA implementation☆18Updated 8 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆28Updated 2 years ago