USB 1.1 Host and Function IP core
☆26Jul 17, 2014Updated 11 years ago
Alternatives and similar repositories for usbhostslave
Users that are interested in usbhostslave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- USB1.1 Host Controller + PHY☆15Aug 4, 2021Updated 4 years ago
- USB 2.0 Device IP Core☆75Oct 1, 2017Updated 8 years ago
- USB2.0 Device Controller IP Core☆16Aug 18, 2023Updated 2 years ago
- MMU for Z80 and eZ80☆21Mar 4, 2021Updated 5 years ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆41Dec 2, 2018Updated 7 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Nov 5, 2017Updated 8 years ago
- A collection of SPI related cores☆21Nov 12, 2024Updated last year
- PS2 interface☆18Dec 4, 2017Updated 8 years ago
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- ULA chip for ZX Spectrum☆22Jul 17, 2014Updated 11 years ago
- DDR3 SDRAM controller☆18Jul 17, 2014Updated 11 years ago
- Platform Level Interrupt Controller☆47May 10, 2024Updated 2 years ago
- FPGA implementation of a simple scanline based 2d graphics engine☆24Feb 26, 2019Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆87Oct 2, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- USB 1.1 Device IP Core☆21Oct 1, 2017Updated 8 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- 《自己动手写编译器、链接器》的前5章的linux实现☆11Feb 9, 2021Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- RISC CPU by Icenowy☆12Dec 26, 2018Updated 7 years ago
- An iCE40 UltraPlus 5K FPGA board on a DIP-40 sized board.☆14Mar 15, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Basic USB 1.1 Host Controller for small FPGAs☆100Jun 6, 2020Updated 5 years ago
- DUTH RISC-V Superscalar Microprocessor☆35Oct 23, 2024Updated last year
- riscv uclinux☆15Aug 9, 2019Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆90May 15, 2021Updated 5 years ago
- This is a Multi master Multi slave compatible system bus design modeled using verilog. This is much like AMBA AHB Specification☆31Jan 6, 2020Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆42Jun 27, 2021Updated 4 years ago
- 74HCT6526☆14Nov 8, 2023Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆26Mar 5, 2025Updated last year
- Superscalar Out-of-Order NPU Design on FPGA☆14May 17, 2024Updated 2 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Test of the USB3 IP Core from Daisho on a Xilinx device☆105Oct 3, 2019Updated 6 years ago
- A complete 65C02 computer with VGA output on a Lattice Ultra Plus FPGA☆29Jun 12, 2019Updated 6 years ago
- USB -> AXI Debug Bridge☆44Jun 5, 2021Updated 4 years ago
- Test dashboard for verification features in Verilator☆32May 18, 2026Updated last week
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆32Jun 4, 2025Updated 11 months ago
- SPI core☆12Jul 17, 2014Updated 11 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆30May 10, 2020Updated 6 years ago