esynr3z / axi_vip_demoLinks
Xilinx AXI VIP example of use
☆42Updated 4 years ago
Alternatives and similar repositories for axi_vip_demo
Users that are interested in axi_vip_demo are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆60Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 10 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆66Updated last year
- ☆37Updated 6 years ago
- ☆64Updated 3 years ago
- Repository gathering basic modules for CDC purpose☆54Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- BlackParrot on Zynq☆48Updated 2 weeks ago
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆63Updated last year
- round robin arbiter☆75Updated 11 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆42Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆179Updated 11 months ago
- A simple DDR3 memory controller☆60Updated 2 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆142Updated last week
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆131Updated 7 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆82Updated 7 years ago
- Two Level Cache Controller implementation in Verilog HDL☆53Updated 5 years ago
- ☆67Updated 4 years ago
- AXI4 BFM in Verilog☆34Updated 8 years ago