esynr3z / axi_vip_demoLinks
Xilinx AXI VIP example of use
☆40Updated 4 years ago
Alternatives and similar repositories for axi_vip_demo
Users that are interested in axi_vip_demo are comparing it to the libraries listed below
Sorting:
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆60Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated last year
- ☆33Updated 6 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆56Updated this week
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- SystemVerilog modules and classes commonly used for verification☆48Updated 4 months ago
- Repository gathering basic modules for CDC purpose☆53Updated 5 years ago
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆59Updated last year
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- ☆51Updated 2 years ago
- A verilog implementation for Network-on-Chip☆73Updated 7 years ago
- The memory model was leveraged from micron.☆22Updated 7 years ago
- SoC Based on ARM Cortex-M3☆32Updated 2 weeks ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of raven_soc which was taped-out by Efables…☆33Updated 4 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- INT8 & FP16 multiplier accumulator (MAC) design with UVM verification completed.☆101Updated 4 years ago
- SystemVerilog UVM testbench example☆31Updated last year
- This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit☆24Updated 6 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆74Updated 7 years ago
- AXI Interconnect☆49Updated 3 years ago
- a hardware design library based on SpinalHDL, especially for stream processing operators on Xilinx FPGAs for Arithmetic, DSP, Communicati…☆62Updated last year
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- This is the repository for the IEEE version of the book☆64Updated 4 years ago
- Python Tool for UVM Testbench Generation☆52Updated last year