Alternatives and similar repositories for uart_vip

Users that are interested in uart_vip are comparing it to the libraries listed below

• muneebullashariff / spi_vip

  View on GitHub
  Verification IP for SPI protocol
  ☆20Jul 23, 2020Updated 5 years ago
• muneebullashariff / i2c_vip

  View on GitHub
  Verification IP for I2C protocol
  ☆51Sep 22, 2021Updated 4 years ago
• muneebullashariff / apb_vip

  View on GitHub
  Verification IP for APB protocol
  ☆33Sep 9, 2020Updated 5 years ago
• efabless / EF_UART

  View on GitHub
  Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP
  ☆15Feb 18, 2025Updated 11 months ago
• GuiZhaoCodeSource / Func_Verif_MMU_Code_Source

  View on GitHub
  Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache
  ☆13Nov 9, 2015Updated 10 years ago
• asveske / apb_vip

  View on GitHub
  APB VIP (UVM)
  ☆18Sep 6, 2018Updated 7 years ago
• Lampro-Mellon / apb-uart-uvm-env

  View on GitHub
  ☆48Nov 3, 2023Updated 2 years ago
• baochuquan / RISCV-MMU

  View on GitHub
  ☆14Nov 5, 2017Updated 8 years ago
• srishis / DMA8237A_VERIF

  View on GitHub
  Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench
  ☆16Jun 24, 2020Updated 5 years ago
• Mohamed-Younis / SPI-UVM-Testbench

  View on GitHub
  ☆24May 31, 2021Updated 4 years ago
• muzafferkal / axi-bfm

  View on GitHub
  AXI3 Bus Functional Models (Initiator & Target)
  ☆30Dec 26, 2022Updated 3 years ago
• xdesigns / 4way-cache

  View on GitHub
  Verilog cache implementation of 4-way FIFO 16k Cache
  ☆20Dec 8, 2012Updated 13 years ago
• kimi-michael / Ring-NoC

  View on GitHub
  a scaleable ring topology network on chip (NoC) implemented in BSV
  ☆12Oct 14, 2014Updated 11 years ago
• nguyenquanicd / UvmEnvUartApb

  View on GitHub
  This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…
  ☆25Nov 24, 2019Updated 6 years ago
• hossamfadeel / Verilog-Based-NoC-Simulator

  View on GitHub
  Verilog-Based-NoC-Simulator
  ☆10May 4, 2016Updated 9 years ago
• Nimausfi / UVM_RAL_DMA

  View on GitHub
  ☆11May 8, 2022Updated 3 years ago
• BATManVSGig / hello-world

  View on GitHub
  ☆21May 18, 2018Updated 7 years ago
• dpretet / friscv

  View on GitHub
  RISCV CPU implementation in SystemVerilog
  ☆32Oct 1, 2025Updated 4 months ago
• hypocrasy / NPUSoC

  View on GitHub
  第四届全国大学生嵌入式比赛SoC
  ☆11Apr 1, 2022Updated 3 years ago
• C-L-G / video_timing_generator

  View on GitHub
  标准视频时序生成器
  ☆10Feb 9, 2020Updated 6 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆13May 29, 2024Updated last year
• edwardclin2003 / LowPassFilterImageFPGA

  View on GitHub
  Verilog code that does 2D Low Pass Filter on a greyscale image
  ☆10Sep 22, 2015Updated 10 years ago
• kumarrishav14 / arm_watchdog

  View on GitHub
  Verification IP for Watchdog
  ☆12Apr 6, 2021Updated 4 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• asicnet / gen_uvm

  View on GitHub
  EasierUVM from Doulos now written in Python for easier UVM with framework and template generator
  ☆13Sep 28, 2022Updated 3 years ago
• emmanouil-komninos / jtag_vip_uvm

  View on GitHub
  ☆12Nov 11, 2015Updated 10 years ago
• muneeb-mbytes / spi_avip

  View on GitHub
  SPI protocol Accelerated VIP
  ☆25Apr 21, 2022Updated 3 years ago
• tej-chavan / Design-and-Verification-of-DDR3-Memory-Controller

  View on GitHub
  The memory model was leveraged from micron.
  ☆28Mar 24, 2018Updated 7 years ago
• vfinotti / ahb3lite_dma

  View on GitHub
  DMA core compatible with AHB3-Lite
  ☆10Mar 30, 2019Updated 6 years ago
• www-asics-ws / wb_conmax

  View on GitHub
  WISHBONE Interconnect
  ☆11Oct 1, 2017Updated 8 years ago
• rakeshgehalot / Ethernet_switch_verification

  View on GitHub
  Verification of Ethernet Switch System Verilog
  ☆11Oct 21, 2016Updated 9 years ago
• ZipCPU / axidmacheck

  View on GitHub
  AXI DMA Check: A utility to measure DMA speeds in simulation
  ☆15Jan 22, 2025Updated last year
• muneebullashariff / pulpino_soc_uvm_testbench

  View on GitHub
  UVM testbench for verifying the Pulpino SoC
  ☆13Mar 23, 2020Updated 5 years ago
• kei-seu / I2C

  View on GitHub
  UVM verification platform for DW_apb_i2c IP core(Master Mode)
  ☆11Aug 21, 2023Updated 2 years ago
• PacoReinaCampo / MPSoC-DMA

  View on GitHub
  Direct Access Memory for MPSoC
  ☆13Jan 27, 2026Updated 2 weeks ago
• fengyulin1996 / Verilog-DSP

  View on GitHub
  FIR，FFT based on Verilog
  ☆14Dec 3, 2017Updated 8 years ago
• antmicro / ahb-tl-bridge

  View on GitHub
  SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge
  ☆13Sep 9, 2022Updated 3 years ago
• pulp-platform / hier-icache

  View on GitHub
  ☆14Feb 24, 2025Updated 11 months ago
• freecores / usb_phy

  View on GitHub
  USB 1.1 PHY
  ☆11Jul 17, 2014Updated 11 years ago