Verification IP for UART protocol
☆22Aug 3, 2020Updated 5 years ago
Alternatives and similar repositories for uart_vip
Users that are interested in uart_vip are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verification IP for SPI protocol☆20Jul 23, 2020Updated 5 years ago
- Verification IP for I2C protocol☆51Sep 22, 2021Updated 4 years ago
- Verification IP for APB protocol☆33Sep 9, 2020Updated 5 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆15Feb 18, 2025Updated last year
- APB VIP (UVM)☆18Sep 6, 2018Updated 7 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆25May 31, 2021Updated 4 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆14Sep 28, 2022Updated 3 years ago
- SPI protocol Accelerated VIP☆25Apr 21, 2022Updated 3 years ago
- ☆49Nov 3, 2023Updated 2 years ago
- ☆21May 18, 2018Updated 7 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆16Jun 24, 2020Updated 5 years ago
- Verification IP for Watchdog☆12Apr 6, 2021Updated 4 years ago
- To verify the SPI Master IP using the APB and SPI AVIPs☆21Apr 21, 2022Updated 3 years ago
- DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- ☆16May 10, 2019Updated 6 years ago
- ☆14Nov 5, 2017Updated 8 years ago
- The memory model was leveraged from micron.☆29Mar 24, 2018Updated 8 years ago
- Verification IP for APB protocol☆74Dec 18, 2020Updated 5 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆20Dec 8, 2012Updated 13 years ago
- ☆28May 11, 2021Updated 4 years ago
- UVM Testbench for synchronus fifo☆19Aug 28, 2020Updated 5 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆24Mar 8, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- UART design in SV and verification using UVM and SV☆53Nov 30, 2019Updated 6 years ago
- Vivado project for Xilinx Artix FPGA, used in logic analyzer☆14Jul 16, 2021Updated 4 years ago
- RISCV CPU implementation in SystemVerilog☆32Mar 17, 2026Updated last week
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- ☆11May 8, 2022Updated 3 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- AMBA 3 AHB UVM TB☆35Mar 21, 2019Updated 7 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 8b/10b is a line code that maps 8-bit words to 10-bit symbols to achieve DC-balance and bounded disparity, which is used for telecommunic…☆12Jun 8, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- UVM AHB VIP☆96Sep 13, 2025Updated 6 months ago
- SystemVerilog VIP for AMBA APB protocol☆87Nov 11, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- USB 1.1 PHY☆11Jul 17, 2014Updated 11 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT.☆48Jun 19, 2020Updated 5 years ago
- Novel GUI Based UVM Testbench Template Builder☆151Apr 14, 2021Updated 4 years ago