donlon / axi-dma-controllerLinks
Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.
☆13Updated 8 months ago
Alternatives and similar repositories for axi-dma-controller
Users that are interested in axi-dma-controller are comparing it to the libraries listed below
Sorting:
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 5 months ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆13Updated 8 months ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- ArmleoCPU - RISC-V CPU RV64GC, SMP, Linux, Doom. Work in progress to execute first instruction with new feature set☆6Updated 2 years ago
- ☆30Updated 2 months ago
- Network on Chip for MPSoC☆26Updated last month
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated last week
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆19Updated 10 months ago
- Hamming ECC Encoder and Decoder to protect memories☆33Updated 4 months ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated last month
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆14Updated last year
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆22Updated 3 years ago
- DUTH RISC-V Superscalar Microprocessor☆31Updated 8 months ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆22Updated last month
- APB Logic☆18Updated 6 months ago
- ☆13Updated 2 years ago
- Computational Storage Device based on the open source project OpenSSD.☆25Updated 4 years ago
- Reconfigurable Binary Engine☆17Updated 4 years ago
- Wraps the NVDLA project for Chipyard integration☆21Updated 2 months ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 3 weeks ago
- A simple, scalable, source-synchronous, all-digital DDR link☆28Updated last week
- AXI X-Bar☆19Updated 5 years ago
- Simple and effective parallel CRC calculator written in synthesizable SystemVerilog☆14Updated 6 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Direct Access Memory for MPSoC☆12Updated last month
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago