donlon / axi-dma-controllerLinks
Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.
☆12Updated last year
Alternatives and similar repositories for axi-dma-controller
Users that are interested in axi-dma-controller are comparing it to the libraries listed below
Sorting:
- OpenExSys_NoC a mesh-based network on chip IP.☆18Updated last year
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆16Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆15Updated 9 years ago
- 位宽和深度可定制的异步FIFO☆13Updated last year
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆18Updated 11 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Updated 10 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆11Updated 4 years ago
- DMA core compatible with AHB3-Lite☆10Updated 6 years ago
- ☆27Updated 4 months ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆26Updated 3 weeks ago
- ☆16Updated 6 years ago
- Universal Asynchronous Receiver/Transmitter (UART) with FIFOs Soft IP☆13Updated 9 months ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆20Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Updated last year
- verification of simple axi-based cache☆18Updated 6 years ago
- SystemVerilog IPs and Modules for architectural redundancy designs.☆14Updated 2 weeks ago
- ☆13Updated 9 months ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆13Updated 2 years ago
- ☆10Updated 3 years ago
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆18Updated 2 weeks ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆32Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆14Updated 5 years ago
- AHB Bus lite v3.0☆16Updated 6 years ago
- ☆20Updated 3 years ago
- Generic AXI master stub☆19Updated 11 years ago
- ABP Accelerated VIP☆22Updated 2 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 6 years ago
- RTL code of some arbitration algorithm☆14Updated 6 years ago
- Tensor Processing Unit implementation in Verilog☆10Updated 8 months ago
- OpenExSys_CoherentCache a directory-based MESI protocol coherent cache IP.☆17Updated 8 months ago