Small footprint and configurable JESD204B core
☆53Feb 11, 2026Updated 3 weeks ago
Alternatives and similar repositories for litejesd204b
Users that are interested in litejesd204b are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 weeks ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- Small footprint and configurable SATA core☆162Feb 11, 2026Updated 3 weeks ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Tools to convert Kicad intermediate netlist to HDL block diagram netlist☆12Jul 21, 2016Updated 9 years ago
- Small footprint and configurable Ethernet core☆277Feb 11, 2026Updated 3 weeks ago
- Small footprint and configurable embedded FPGA logic analyzer☆199Feb 25, 2026Updated last week
- Vivado design for basic NeTV2 FPGA with chroma-based overlay☆20Dec 24, 2016Updated 9 years ago
- LiteX development baseboards arround the SQRL Acorn.☆73Mar 17, 2025Updated 11 months ago
- FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.☆22Nov 25, 2015Updated 10 years ago
- Small footprint and configurable DRAM core☆475Feb 19, 2026Updated 2 weeks ago
- Small footprint and configurable PCIe core☆666Updated this week
- USB3 PIPE interface for Xilinx 7-Series☆247Jan 2, 2026Updated 2 months ago
- ☆13Feb 8, 2021Updated 5 years ago
- Prepare and optimize your KiCad PCB design for simulation with OpenEMS (https://github.com/thliebig/openEMS)☆21Jul 31, 2025Updated 7 months ago
- fpga for utrasound mobile device☆13Aug 10, 2015Updated 10 years ago
- WISHBONE Interconnect☆11Oct 1, 2017Updated 8 years ago
- GNURadio implementation of the lazy Viterbi algorithm☆13May 8, 2020Updated 5 years ago
- Direct Access Memory for MPSoC☆13Feb 28, 2026Updated last week
- Nitro E1 FPGA core☆13Apr 30, 2024Updated last year
- Small footprint and configurable SDCard core☆135Feb 11, 2026Updated 3 weeks ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Jun 8, 2017Updated 8 years ago
- Tool for exporting PCB fabrication (Gerber) files into Blender models.☆25Dec 11, 2025Updated 2 months ago
- Cumulant-Based Modulation Classification with GNU Radio☆18Jan 16, 2018Updated 8 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 3 months ago
- Parallel Array of Simple Cores. Multicore processor.☆100May 16, 2019Updated 6 years ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆34May 12, 2020Updated 5 years ago
- Project and presentation for SpaceX Application☆14Jul 21, 2017Updated 8 years ago
- Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆13Feb 28, 2026Updated last week
- ☆20Apr 23, 2025Updated 10 months ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- ☆89May 4, 2017Updated 8 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆101Oct 3, 2019Updated 6 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Jun 6, 2020Updated 5 years ago
- Project in course “FPGA Design for Communication Systems”☆16Dec 30, 2023Updated 2 years ago
- A wrapper for GHDL to make it look like Mentor's ModelSim. Helpful for use with programs like Sigasi.☆11Jan 21, 2018Updated 8 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Mar 6, 2018Updated 8 years ago
- SystemVerilog Logger☆19Sep 30, 2025Updated 5 months ago