enjoy-digital / litejesd204bLinks
Small footprint and configurable JESD204B core
☆42Updated last week
Alternatives and similar repositories for litejesd204b
Users that are interested in litejesd204b are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable Inter-Chip communication cores☆58Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated this week
- Extensible FPGA control platform☆62Updated 2 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆33Updated 7 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Wishbone to AXI bridge (VHDL)☆41Updated 5 years ago
- ☆30Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆58Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆45Updated last year
- Small footprint and configurable SPI core☆42Updated last week
- Connecting FPGA and MCU using Ethernet RMII☆23Updated 9 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- ☆41Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆58Updated last year
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- Project X-Ray Database: XC7 Series☆69Updated 3 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- ☆36Updated 8 months ago
- Library of reusable VHDL components☆28Updated last year
- A padring generator for ASICs☆25Updated 2 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year