enjoy-digital / litejesd204bLinks
Small footprint and configurable JESD204B core
☆47Updated last week
Alternatives and similar repositories for litejesd204b
Users that are interested in litejesd204b are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆61Updated 2 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆66Updated 2 weeks ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆67Updated last month
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Contains VHDL IP-blocks to create stand-alone RapidIO-endpoints, RapidIO-switches and RapidIO-switches with local endpoints.☆32Updated 8 years ago
- Small footprint and configurable Inter-Chip communication cores☆65Updated last week
- Generic Logic Interfacing Project☆47Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆44Updated 3 years ago
- VHDL PCIe Transceiver☆31Updated 5 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆93Updated 5 years ago
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆38Updated 4 years ago
- Wishbone to AXI bridge (VHDL)☆42Updated 6 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 6 years ago
- ☆86Updated 8 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆35Updated 8 months ago
- Triple Modular Redundancy☆27Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆111Updated last year
- USB Full Speed PHY☆46Updated 5 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Project X-Ray Database: XC7 Series☆71Updated 3 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆69Updated 8 years ago
- ☆33Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year