HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.
☆94Feb 28, 2018Updated 8 years ago
Alternatives and similar repositories for DDR4MemoryController
Users that are interested in DDR4MemoryController are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆80Feb 4, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆600Oct 10, 2021Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- ☆15Jul 28, 2022Updated 3 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆89Apr 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 4 years ago
- The memory model was leveraged from micron.☆31Mar 24, 2018Updated 8 years ago
- DDR4 Simulation Project in System Verilog☆46Aug 18, 2014Updated 11 years ago
- An AXI DDR3 SDRAM controller for FPGA☆49Dec 30, 2023Updated 2 years ago
- Small footprint and configurable DRAM core☆505Jun 2, 2026Updated last week
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 7 years ago
- ☆30Feb 20, 2024Updated 2 years ago
- ☆38Dec 8, 2024Updated last year
- RTL code of some arbitration algorithm☆16Aug 25, 2019Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆130Jul 22, 2021Updated 4 years ago
- ☆25Dec 31, 2024Updated last year
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Dec 26, 2022Updated 3 years ago
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- DDR2 memory controller written in Verilog☆83Feb 28, 2012Updated 14 years ago
- DDR3 function verification environment in UVM☆26Apr 1, 2018Updated 8 years ago
- Provide / define the INPUT_CLK_HZ parameter and the BHG_FP_clk_divider.v will generate a clock at the specified CLK_OUT_HZ parameter usin…☆22Feb 4, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆14Nov 11, 2015Updated 10 years ago
- 使用verilog编写sdram控制器☆13Jun 22, 2019Updated 6 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆26Feb 16, 2022Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆61May 27, 2020Updated 6 years ago
- PCIE 5.0 Graduation project (Verification Team)☆105Jan 27, 2024Updated 2 years ago
- ☆12May 31, 2016Updated 10 years ago
- AMBA AHB 2.0 VIP in SystemVerilog UVM☆160Mar 31, 2020Updated 6 years ago
- cadence flow for genus and innovus with UPF added.☆17Jul 3, 2021Updated 4 years ago
- ☆22Feb 22, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Verilog AXI components for FPGA implementation☆2,068Feb 27, 2025Updated last year
- Implementation of the PCIe physical layer☆63Jul 11, 2025Updated 10 months ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆24Apr 25, 2025Updated last year
- ☆14Jun 30, 2019Updated 6 years ago
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Opensource DDR3 Controller☆446May 21, 2026Updated 2 weeks ago