HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.
☆98Feb 28, 2018Updated 8 years ago
Alternatives and similar repositories for DDR4MemoryController
Users that are interested in DDR4MemoryController are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆83Feb 4, 2021Updated 5 years ago
- A DDR3 memory controller in Verilog for various FPGAs☆642Oct 10, 2021Updated 5 years ago
- ☆15Jul 28, 2022Updated 4 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆33Nov 6, 2018Updated 7 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆94Apr 8, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆12Aug 22, 2021Updated 5 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 6 years ago
- The memory model was leveraged from micron.☆32Mar 24, 2018Updated 8 years ago
- RTL and UVM test code of a Multi-NoC system☆12Dec 7, 2021Updated 4 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- DDR4 Simulation Project in System Verilog☆47Aug 18, 2014Updated 12 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆148Jul 22, 2021Updated 5 years ago
- Small footprint and configurable DRAM core☆568Updated this week
- DDR2 memory controller written in Verilog☆86Feb 28, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Opensource DDR3 Controller☆497Sep 12, 2026Updated last month
- Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for …☆11Mar 4, 2020Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- A DDR3(L) PHY and controller, written in Verilog, for Xilinx 7-Series FPGAs☆85Dec 1, 2022Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Software☆27Feb 16, 2022Updated 4 years ago
- Implementation of the PCIe physical layer☆64Jul 11, 2025Updated last year
- DDR3 function verification environment in UVM☆28Apr 1, 2018Updated 8 years ago
- Cache Controller for a multi-level Cache memory using four-way set-associative mapping with write-back, no-write allocate and LRU policy.…☆10Jul 22, 2020Updated 6 years ago
- AXI3 Bus Functional Models (Initiator & Target)☆30Dec 26, 2022Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- EE577b-Course-Project☆19May 6, 2020Updated 6 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 7 years ago
- SystemVerilog implementation of a Dynamically Weighted Round Robin arbiter☆14Mar 21, 2017Updated 9 years ago
- mirror of https://git.elphel.com/Elphel/eddr3☆42Oct 16, 2017Updated 9 years ago
- ☆25Jun 25, 2026Updated 4 months ago
- ☆34Feb 20, 2024Updated 2 years ago
- RTL code of some arbitration algorithm☆16Oct 10, 2026Updated 2 weeks ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆93Mar 21, 2024Updated 2 years ago
- ☆26Oct 14, 2026Updated 2 weeks ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆42Dec 8, 2024Updated last year
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- PCIE 5.0 Graduation project (Verification Team)☆109Jan 27, 2024Updated 2 years ago
- ☆39Aug 12, 2015Updated 11 years ago
- ☆85Aug 30, 2022Updated 4 years ago
- ☆12May 31, 2016Updated 10 years ago
- ☆14Jun 29, 2026Updated 4 months ago