ananthbhat94 / DDR4MemoryController
HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.
☆68Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for DDR4MemoryController
- AXI4 and AXI4-Lite interface definitions☆83Updated 4 years ago
- AMBA bus generator including AXI, AHB, and APB☆90Updated 3 years ago
- round robin arbiter☆68Updated 10 years ago
- An AXI4 crossbar implementation in SystemVerilog☆123Updated last week
- AXI DMA 32 / 64 bits☆100Updated 10 years ago
- SDRAM controller with AXI4 interface☆78Updated 5 years ago
- DDR2 memory controller written in Verilog☆72Updated 12 years ago
- AXI总线连接器☆91Updated 4 years ago
- General Purpose AXI Direct Memory Access☆44Updated 6 months ago
- System Verilog and Emulation. Written all the five channels.☆32Updated 7 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆29Updated 6 years ago
- ☆52Updated 8 years ago
- A verilog implementation for Network-on-Chip☆67Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆110Updated 6 years ago
- SystemVerilog-based UVM testbench for an Ethernet 10GE MAC core☆129Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 7 years ago
- AXI Interconnect☆46Updated 3 years ago
- This is the repository for the IEEE version of the book☆49Updated 4 years ago
- PCIE 5.0 Graduation project (Verification Team)☆55Updated 9 months ago
- ☆26Updated 5 years ago
- AHB DMA 32 / 64 bits☆50Updated 10 years ago
- Generic FIFO implementation with optional FWFT☆54Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆71Updated 5 years ago
- ☆34Updated 9 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆146Updated this week
- amba3 apb/axi vip☆45Updated 9 years ago
- This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me. The design is based on Cliff Cumming's paper and the UVM is…☆54Updated last year
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆42Updated 8 months ago
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆87Updated last year