enjoy-digital / liteiclinkLinks
Small footprint and configurable Inter-Chip communication cores
☆60Updated 2 weeks ago
Alternatives and similar repositories for liteiclink
Users that are interested in liteiclink are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆65Updated last week
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Extensible FPGA control platform☆62Updated 2 years ago
- Small footprint and configurable JESD204B core☆45Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆85Updated 3 weeks ago
- Wishbone controlled I2C controllers☆50Updated 8 months ago
- Small footprint and configurable SPI core☆42Updated 2 weeks ago
- LiteX development baseboards arround the SQRL Acorn.☆67Updated 3 months ago
- PCIe analyzer experiments☆57Updated 5 years ago
- VHDL PCIe Transceiver☆28Updated 5 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆22Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆38Updated 3 years ago
- Generic Logic Interfacing Project☆46Updated 4 years ago
- Demo SoC for SiliconCompiler.☆59Updated last month
- SoftCPU/SoC engine-V☆54Updated 3 months ago
- ☆33Updated 2 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Updated 5 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- USB virtual model in C++ for Verilog☆31Updated 9 months ago
- Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆81Updated 4 years ago
- Open-source CSI-2 receiver for Xilinx UltraScale parts☆37Updated 6 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago