enjoy-digital / liteiclinkView external linksLinks
Small footprint and configurable Inter-Chip communication cores
☆66Feb 5, 2026Updated last week
Alternatives and similar repositories for liteiclink
Users that are interested in liteiclink are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable embedded FPGA logic analyzer☆198Jan 23, 2026Updated 3 weeks ago
- Small footprint and configurable JESD204B core☆52Jan 16, 2026Updated 3 weeks ago
- Small footprint and configurable SDCard core☆135Jan 16, 2026Updated 3 weeks ago
- Small footprint and configurable Ethernet core☆273Jan 16, 2026Updated 3 weeks ago
- Small footprint and configurable DRAM core☆468Updated this week
- Cross compile FPGA tools☆21Jan 4, 2021Updated 5 years ago
- ice40 UltraPlus demos☆16Oct 4, 2019Updated 6 years ago
- Small footprint and configurable SATA core☆161Jan 16, 2026Updated 3 weeks ago
- Small footprint and configurable HyperBus core☆14Jul 6, 2022Updated 3 years ago
- USB3 PIPE interface for Xilinx 7-Series☆244Jan 2, 2026Updated last month
- Protoboard cartridge for the Hackaday 2019 Supercon badge☆17Nov 12, 2019Updated 6 years ago
- Small footprint and configurable PCIe core☆660Feb 2, 2026Updated last week
- USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface☆13Oct 24, 2017Updated 8 years ago
- Icarus SIMBUS☆20Nov 6, 2019Updated 6 years ago
- Mirror of https://codeberg.org/ECP5-PCIe/ECP5-PCIe☆102May 16, 2023Updated 2 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45May 25, 2025Updated 8 months ago
- TLUT tool flow for parameterised configurations for FPGAs☆16Aug 5, 2024Updated last year
- ☆13Feb 8, 2021Updated 5 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Dec 6, 2021Updated 4 years ago
- 妖刀夢渡☆63Apr 2, 2019Updated 6 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- Small footprint and configurable video cores (Deprecated)☆73Sep 15, 2021Updated 4 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆13Nov 27, 2018Updated 7 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Dec 6, 2019Updated 6 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 3 weeks ago
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago
- Pmod™ Compatible USB ULPI PHY☆13Apr 30, 2022Updated 3 years ago
- USB Full-Speed core written in migen/LiteX☆17Sep 2, 2019Updated 6 years ago
- ☆25Sep 27, 2018Updated 7 years ago
- ☆10Dec 18, 2017Updated 8 years ago
- ☆15Nov 28, 2020Updated 5 years ago
- Extensible FPGA control platform☆61Apr 28, 2023Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Jan 11, 2026Updated last month
- Peripheral Component Interconnect (PCI) has taken the Express lane long ago, moving to xGbps SerDes. Now for the first time in opensource…☆55Updated this week
- LiteX boards files☆462Feb 6, 2026Updated last week
- Miscellaneous ULX3S examples (advanced)☆82Updated this week
- ☆18Sep 16, 2020Updated 5 years ago
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year