enjoy-digital / liteiclinkLinks
Small footprint and configurable Inter-Chip communication cores
☆58Updated last week
Alternatives and similar repositories for liteiclink
Users that are interested in liteiclink are comparing it to the libraries listed below
Sorting:
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆32Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆51Updated last year
- Small footprint and configurable JESD204B core☆42Updated last week
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated last week
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Small footprint and configurable SPI core☆42Updated this week
- Virtual development board for HDL design☆42Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆21Updated 3 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- A configurable USB 2.0 device core☆31Updated 4 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- ☆33Updated 2 years ago
- PicoRV☆44Updated 5 years ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- Open Source AES☆31Updated last year
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- RISC-V Processor written in Amaranth HDL☆37Updated 3 years ago
- LiteX development baseboards arround the SQRL Acorn.☆65Updated 2 months ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- VexRiscv-SMP integration test with LiteX.☆25Updated 4 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Generic Logic Interfacing Project☆46Updated 4 years ago
- System on Chip toolkit for nMigen☆19Updated 5 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Ethernet MAC 10/100 Mbps☆27Updated 3 years ago
- SoftCPU/SoC engine-V☆54Updated 2 months ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆17Updated 2 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago