enjoy-digital / liteiclinkLinks
Small footprint and configurable Inter-Chip communication cores
☆65Updated last week
Alternatives and similar repositories for liteiclink
Users that are interested in liteiclink are comparing it to the libraries listed below
Sorting:
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆68Updated last month
- Using VexRiscv without installing Scala☆38Updated 3 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆52Updated 2 years ago
- PicoRV☆43Updated 5 years ago
- Small footprint and configurable JESD204B core☆47Updated last week
- Small footprint and configurable SPI core☆45Updated last week
- Extensible FPGA control platform☆61Updated 2 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆39Updated last year
- VHDL PCIe Transceiver☆31Updated 5 years ago
- A configurable USB 2.0 device core☆32Updated 5 years ago
- Generic Logic Interfacing Project☆47Updated 5 years ago
- PCIe analyzer experiments☆62Updated 5 years ago
- Virtual development board for HDL design☆42Updated 2 years ago
- Time to Digital Converter (TDC)☆35Updated 4 years ago
- LiteX development baseboards arround the SQRL Acorn.☆70Updated 7 months ago
- FPGA board-level debugging and reverse-engineering tool☆38Updated 2 years ago
- SoftCPU/SoC engine-V☆55Updated 7 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆20Updated 3 months ago
- USB 1.1 Device IP Core☆21Updated 8 years ago
- ☆32Updated 2 years ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆51Updated 5 years ago
- Example of how to use UVM with Verilator☆23Updated this week
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆30Updated 3 years ago
- RISC-V Processor written in Amaranth HDL☆39Updated 3 years ago
- VexRiscv-SMP integration test with LiteX.☆26Updated 4 years ago
- The ILA allows you to perform in-system debugging of your designs on the GateMate FPGA at runtime. All signals of your design inside the …☆55Updated last month
- Bitstream relocation and manipulation tool.☆47Updated 2 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 3 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 5 years ago