enjoy-digital / litesata
Small footprint and configurable SATA core
☆140Updated 2 weeks ago
Alternatives and similar repositories for litesata:
Users that are interested in litesata are comparing it to the libraries listed below
- ☆85Updated 8 years ago
- Xilinx Virtual Cable Server for Raspberry Pi☆113Updated 3 years ago
- A wishbone controlled scope for FPGA's☆81Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆212Updated 3 years ago
- VHDL library 4 FPGAs☆177Updated this week
- Small footprint and configurable embedded FPGA logic analyzer☆175Updated 3 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆90Updated 5 years ago
- Small footprint and configurable Ethernet core☆236Updated 2 weeks ago
- Nitro USB FPGA core☆84Updated last year
- Xilinx Virtual Cable Daemon☆117Updated 2 months ago
- FPGA USB stack written in LiteX☆127Updated 2 years ago
- Reference design for Lattice ECP5 FPGA. Featuring Raspberry Pi interface and 6 PMODs☆107Updated 3 years ago
- Small footprint and configurable JESD204B core☆42Updated 2 weeks ago
- ☆45Updated 3 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆121Updated 8 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆167Updated last year
- Logicbone ECP5 Development Board☆116Updated 4 years ago
- open-source logic analyzer for FPGAs☆96Updated 6 years ago
- USB Serial on the TinyFPGA BX☆136Updated 3 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆89Updated 6 months ago
- Basic USB-CDC device core (Verilog)☆77Updated 3 years ago
- Minimal DVI / HDMI Framebuffer☆80Updated 4 years ago
- Extensible FPGA control platform☆60Updated 2 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆89Updated 4 years ago
- Small footprint and configurable SPI core☆41Updated 2 weeks ago
- Simple framework for building PCIe-based solutions for Altera FPGAs☆47Updated 5 years ago
- An example of how to use the Xilinx ISE toolchain from the command line☆61Updated 5 years ago
- A FPGA core for a simple SDRAM controller.☆118Updated 3 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆231Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago