Small footprint and configurable SATA core
☆164Feb 11, 2026Updated 2 months ago
Alternatives and similar repositories for litesata
Users that are interested in litesata are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆89May 4, 2017Updated 9 years ago
- Small footprint and configurable Inter-Chip communication cores☆66Feb 20, 2026Updated 2 months ago
- Sata 2 Host Controller for FPGA implementation☆18Oct 11, 2017Updated 8 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆203Apr 30, 2026Updated last week
- ☆13Feb 8, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Small footprint and configurable JESD204B core☆54Feb 11, 2026Updated 2 months ago
- Small footprint and configurable Ethernet core☆281Apr 28, 2026Updated last week
- Small footprint and configurable PCIe core☆688Apr 30, 2026Updated last week
- Small footprint and configurable SDCard core☆138Feb 11, 2026Updated 2 months ago
- Finding the bacteria in rotting FPGA designs.☆14Dec 28, 2020Updated 5 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆104Oct 3, 2019Updated 6 years ago
- LiteX development baseboards arround the SQRL Acorn.☆74Apr 22, 2026Updated 2 weeks ago
- Small footprint and configurable DRAM core☆498Apr 10, 2026Updated 3 weeks ago
- an sata controller using smallest resource.☆17Feb 5, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- mirror of https://git.elphel.com/Elphel/x393_sata☆35May 12, 2020Updated 5 years ago
- Small footprint and configurable video cores (Deprecated)☆74Sep 15, 2021Updated 4 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- It is SATA 3 host controller. Using this you can read write to sata3 sdd/hdd from your fpga logic with simple memory like interface.☆76Jun 2, 2024Updated last year
- A Sphinx domain providing VHDL language support.☆21Dec 18, 2023Updated 2 years ago
- LiteX boards files☆481Apr 29, 2026Updated last week
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- photonSDI - an open source SDI core☆10May 26, 2021Updated 4 years ago
- The original high performance and small footprint system-on-chip based on Migen™☆343Jan 5, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PCIe analyzer experiments☆68May 21, 2020Updated 5 years ago
- VexRiscv-SMP integration test with LiteX.☆26Nov 16, 2020Updated 5 years ago
- Documenting Lattice's 28nm FPGA parts☆150Feb 26, 2026Updated 2 months ago
- Numato Opsis Developer Documentation☆13Jan 19, 2019Updated 7 years ago
- Some Python scripts to program Xilinx FPGAs using OpenOCD☆24Oct 22, 2016Updated 9 years ago
- The PicoBlaze-Library offers several PicoBlaze devices and code routines to extend a common PicoBlaze environment to a little System on a…☆37Dec 24, 2020Updated 5 years ago
- Build your hardware, easily!☆3,863Updated this week
- Betrusted embedded controller (UP5K)☆49Dec 22, 2023Updated 2 years ago
- PCIe Screamer - TLPs experiments...☆186Apr 23, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- An implementation of DisplayPort protocol for FPGAs☆309May 19, 2016Updated 9 years ago
- A Verilog implementation of DisplayPort protocol for FPGAs☆268Mar 15, 2019Updated 7 years ago
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆411Nov 14, 2018Updated 7 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Dec 24, 2020Updated 5 years ago
- USB3 PIPE interface for Xilinx 7-Series☆255Apr 3, 2026Updated last month
- SDI interface board for the apertus° AXIOM beta camera☆13Jan 19, 2019Updated 7 years ago