enjoy-digital / litesataLinks
Small footprint and configurable SATA core
☆143Updated 2 months ago
Alternatives and similar repositories for litesata
Users that are interested in litesata are comparing it to the libraries listed below
Sorting:
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated 2 months ago
- Small footprint and configurable Ethernet core☆253Updated this week
- VHDL library 4 FPGAs☆181Updated this week
- A wishbone controlled scope for FPGA's☆83Updated last year
- Test of the USB3 IP Core from Daisho on a Xilinx device☆95Updated 5 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆56Updated 2 years ago
- Small footprint and configurable JESD204B core☆45Updated 2 months ago
- FPGA USB stack written in LiteX☆129Updated 3 years ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆175Updated last year
- Xilinx Virtual Cable Daemon☆119Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆88Updated last month
- Small footprint and configurable Inter-Chip communication cores☆60Updated last month
- Project X-Ray Database: XC7 Series☆70Updated 3 years ago
- Nitro USB FPGA core☆87Updated last year
- USB3 PIPE interface for Xilinx 7-Series☆218Updated 3 years ago
- A FPGA core for a simple SDRAM controller.☆119Updated 3 years ago
- An Open Source configuration of the Arty platform☆130Updated last year
- Ultimate ECP5 development board☆111Updated 6 years ago
- A single-wire bi-directional chip-to-chip interface for FPGAs☆124Updated 9 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆43Updated 4 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆66Updated this week
- Xilinx Virtual Cable Server for Raspberry Pi☆115Updated 3 years ago
- ☆86Updated 8 years ago
- DisplayPort IP-core☆71Updated last month
- Collection of open-source peripherals in Verilog☆179Updated 3 years ago
- Verilog wishbone components☆116Updated last year
- ☆46Updated 3 years ago
- FuseSoC standard core library☆146Updated 2 months ago
- Minimal DVI / HDMI Framebuffer☆83Updated 4 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago