Alternatives and similar repositories for ca-lectures

Users that are interested in ca-lectures are comparing it to the libraries listed below

• MIPSfpga / digital-design-lab-manual
  Digital Design Labs
  ☆25Updated 6 years ago
• viktor-prutyanov / drec-fpga-intro
  Материалы для курсов по проектированию цифровых вычислительных систем
  ☆97Updated this week
• stcmtk / fpga-webinar-2020
  ☆25Updated 5 years ago
• montedalrymple / yrv
  Verilog implementation of RISC-V: RV32IAC plus much of B. 32-bit or 16-bit bus.
  ☆18Updated 4 years ago
• MIPSfpga / mipsfpga-plus
  MIPSfpga+ allows loading programs via UART and has a switchable clock
  ☆111Updated 6 years ago
• zhelnio / schoolRISCV
  CPU microarchitecture, step by step
  ☆181Updated 3 years ago
• buttercutter / noc
  A simple spidergon network-on-chip with wormhole switching feature
  ☆12Updated 4 years ago
• NickolayTernovoy / risc-v_awesome_list
  ☆48Updated 3 years ago
• johan92 / yafpgatetris
  Yet Another Tetris on FPGA Implementation
  ☆38Updated 4 years ago
• Des333 / soc-fpga2sdram-test
  Testing FPGA2SDRAM interface on Altera Cyclone V SoC
  ☆14Updated 10 years ago
• syntacore / scr1-sdk
  open-source SDKs for the SCR1 core
  ☆75Updated 10 months ago
• Dmitriy0111 / nanoFOX
  A small RISC-V core (SystemVerilog)
  ☆32Updated 6 years ago
• MIPSfpga / schoolMIPS
  CPU microarchitecture, step by step
  ☆202Updated 4 years ago
• ef-end-y / RiverRaidFPGA
  River Raid game on FPGA
  ☆24Updated 8 years ago
• TUT-ASI / leon3-grlib-gpl-mirror
  Automated Git mirror of Gaisler's GRLIB/Leon3 releases
  ☆20Updated 3 months ago
• KestrelComputer / polaris
  RISC-V RV64IS-compatible processor for the Kestrel-3
  ☆21Updated 2 years ago
• iDoka / book-mastering-fpgasic
  Mastering FPGASIC Book
  ☆17Updated 3 years ago
• RomeoMe5 / DDLM
  Исходные коды к главам книги "Цифровой синтез: практический курс" (под ред. А.Ю. Романова и Ю.В. Панчула)
  ☆60Updated 2 years ago
• freecores / wb_builder
  WISHBONE Builder
  ☆15Updated 9 years ago
• yuri-panchul / basics-graphics-music
  FPGA exercise for beginners
  ☆129Updated this week
• ultraembedded / cortex_m0_wrapper
  Cortex-M0 DesignStart Wrapper
  ☆19Updated 6 years ago
• stnolting / cjtag_bridge
  🔌 Compact JTAG ("cJTAG") to 4-wire JTAG (IEEE 1149.1) bridge.
  ☆24Updated 3 years ago
• KorotkiyEugene / digital_lab
  Laboratory works for digital electronics course in Kyiv Polytechnic Institute, Department of Design of Electronic Digital Equipment, Elec…
  ☆31Updated 5 years ago
• DigitalDesignSchool / ce2020labs
  ChipEXPO 2020 Digital Design School Labs
  ☆37Updated 2 years ago
• olgirard / openmsp430
  The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.
  ☆65Updated 7 years ago
• nrot / WaveGen
  ☆11Updated 2 years ago
• iDoka / eda-scripts
  Collect of various scripts for helping work with EDA-tools (ASIC, FPGA, etc)
  ☆33Updated last year
• rbarzic / nanorv32
  A small 32-bit implementation of the RISC-V architecture
  ☆32Updated 5 years ago
• ultraembedded / core_enet
  Ethernet MAC 10/100 Mbps
  ☆27Updated 3 years ago
• freecores / usb_phy
  USB 1.1 PHY
  ☆11Updated 11 years ago