siorpaes / BareBonesCortexM0Links
Extremely basic CortexM0 SoC based on ARM DesignStart Eval
☆27Updated 6 years ago
Alternatives and similar repositories for BareBonesCortexM0
Users that are interested in BareBonesCortexM0 are comparing it to the libraries listed below
Sorting:
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆33Updated 5 years ago
- 100 MB/s Ethernet MAC Layer Switch☆15Updated 10 years ago
- USB 2.0 Device IP Core☆67Updated 7 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- A set of Wishbone Controlled SPI Flash Controllers☆82Updated 2 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆63Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆55Updated 4 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- ☆64Updated 2 years ago
- ☆36Updated 9 years ago
- Verilog SPI master and slave☆54Updated 9 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- I2C controller core☆43Updated 2 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- Verilog Repository for GIT☆33Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆18Updated 7 years ago
- UART 16550 core☆37Updated 10 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- SPI bus slave and flip-flop register memory map implemented in Verilog 2001 for FPGAs☆15Updated 5 years ago
- Small (Q)SPI flash memory programmer in Verilog☆63Updated 2 years ago
- QSPI for SoC☆22Updated 5 years ago