vinodsake / NAND-Flash-Memory-Controller-verificationLinks
☆44Updated 8 years ago
Alternatives and similar repositories for NAND-Flash-Memory-Controller-verification
Users that are interested in NAND-Flash-Memory-Controller-verification are comparing it to the libraries listed below
Sorting:
- ☆79Updated 3 years ago
- Implementation of the PCIe physical layer☆48Updated 2 months ago
- AXI Interface Nand Flash Controller (Sync mode)☆96Updated last year
- UART -> AXI Bridge☆63Updated 4 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆45Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆80Updated last year
- Verilog Ethernet Switch (layer 2)☆48Updated last year
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆45Updated last year
- Interface Protocol in Verilog☆50Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- AMBA bus generator including AXI, AHB, and APB☆107Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆38Updated 8 years ago
- AXI4 BFM in Verilog☆33Updated 8 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- AXI Interconnect☆53Updated 4 years ago
- HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution.☆79Updated 7 years ago
- I2C controller core☆46Updated 2 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆140Updated 2 years ago
- ☆23Updated 2 months ago
- AXI3 Bus Functional Models (Initiator & Target)☆29Updated 2 years ago
- The memory model was leveraged from micron.☆24Updated 7 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆43Updated 4 years ago
- General Purpose AXI Direct Memory Access☆59Updated last year
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Updated 7 years ago