StanfordAHA / AhaM3SoCView external linksLinks
SoC Based on ARM Cortex-M3
☆37May 16, 2025Updated 9 months ago
Alternatives and similar repositories for AhaM3SoC
Users that are interested in AhaM3SoC are comparing it to the libraries listed below
Sorting:
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- ☆21Dec 19, 2025Updated last month
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆30Jul 4, 2024Updated last year
- The RTL source for AnyCore RISC-V☆33Mar 18, 2022Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆18Feb 27, 2025Updated 11 months ago
- System on Chip verified with UVM/OSVVM/FV☆32Jan 27, 2026Updated 2 weeks ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated last year
- The PE for the second generation CGRA (garnet).☆18Apr 25, 2025Updated 9 months ago
- Andes Vector Extension support added to riscv-dv☆18May 29, 2020Updated 5 years ago
- UVM resource from github, run simulation use YASAsim flow☆33Apr 25, 2020Updated 5 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- AXI4 with a FIFO integrated with VIP☆22Feb 29, 2024Updated last year
- DUTH RISC-V Microprocessor☆23Dec 4, 2024Updated last year
- make your verilog DUT test more smart☆22Sep 9, 2016Updated 9 years ago
- Useful UVM extensions☆27Jul 10, 2024Updated last year
- Theia: ray graphic processing unit☆20Jul 17, 2014Updated 11 years ago
- An out-of-order, dual issueed RISC-V core and SOC, a working project.☆10Apr 24, 2023Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆43May 26, 2021Updated 4 years ago
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- Network on Chip for MPSoC☆28Jan 27, 2026Updated 2 weeks ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- RISC-V vector and tensor compute extensions for Vortex GPGPU acceleration for ML workloads. Optimized for transformer models, CNNs, and g…☆21Apr 25, 2025Updated 9 months ago
- ☆11Jul 28, 2022Updated 3 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- A risc v based architecture to develop a core/ processor which is capable of Matrix MAC Operations☆11Apr 21, 2024Updated last year
- CORE-V MCU UVM Environment and Test Bench☆26Jul 19, 2024Updated last year
- Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV☆12Updated this week