StanfordAHA / AhaM3SoCLinks
SoC Based on ARM Cortex-M3
☆32Updated 2 weeks ago
Alternatives and similar repositories for AhaM3SoC
Users that are interested in AhaM3SoC are comparing it to the libraries listed below
Sorting:
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆25Updated 4 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- ☆20Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆55Updated last year
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- L1 Data, L1 Instruction and L2 Unified Cache Design FOR RV64IMC☆12Updated 2 years ago
- The UART (Universal Asynchronous Receiver/Transmitter) core provides serial communication capabilities, which allow communication with a …☆17Updated 3 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 10 months ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 3 months ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- verification of simple axi-based cache☆18Updated 6 years ago
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆25Updated last year
- The memory model was leveraged from micron.☆22Updated 7 years ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆43Updated last year
- AXI Interconnect☆49Updated 3 years ago
- ☆33Updated 6 years ago
- AXI4 BFM in Verilog☆32Updated 8 years ago
- Sample UVM code for axi ram dut☆33Updated 3 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆16Updated last year
- Verification AXI-4 bus standard using UVM and System Verilog☆15Updated 7 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆49Updated 4 years ago
- ☆51Updated 2 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago