StanfordAHA / AhaM3SoCLinks
SoC Based on ARM Cortex-M3
☆32Updated last month
Alternatives and similar repositories for AhaM3SoC
Users that are interested in AhaM3SoC are comparing it to the libraries listed below
Sorting:
- General Purpose AXI Direct Memory Access☆51Updated last year
- ☆20Updated 2 years ago
- AXI Interconnect☆49Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- ☆34Updated 6 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆32Updated 2 years ago
- CORE-V MCU UVM Environment and Test Bench☆21Updated 11 months ago
- verification of simple axi-based cache☆18Updated 6 years ago
- ☆25Updated 4 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆56Updated last year
- Implementation of the PCIe physical layer☆42Updated last month
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆31Updated 3 weeks ago
- UVM resource from github, run simulation use YASAsim flow☆27Updated 5 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆51Updated 4 years ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆16Updated 3 years ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆25Updated 3 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆22Updated 6 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- Source code of the paper "Low-Cost and Programmable CRC Implementation based on FPGA"☆42Updated 4 years ago
- ☆55Updated 2 years ago
- DMA Hardware Description with Verilog☆14Updated 5 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆19Updated last year
- RTL code of some arbitration algorithm☆14Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- This is verification project that we are writing SystemVerilog code to verify 8/16/32 bit SDRAM Controller Which is Originally developed …☆25Updated 8 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆22Updated 4 months ago
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago