StanfordAHA / AhaM3SoCLinks
SoC Based on ARM Cortex-M3
☆33Updated 5 months ago
Alternatives and similar repositories for AhaM3SoC
Users that are interested in AhaM3SoC are comparing it to the libraries listed below
Sorting:
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆35Updated 2 years ago
- General Purpose AXI Direct Memory Access☆60Updated last year
- ☆20Updated 2 years ago
- Andes Vector Extension support added to riscv-dv☆17Updated 5 years ago
- ☆37Updated 6 years ago
- DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision☆66Updated last year
- Implementation of the PCIe physical layer☆50Updated 3 months ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- Synchronous FIFO design & verification using systemVerilog Assertions☆17Updated 4 years ago
- 128KB AXI cache (32-bit in, 256-bit out)☆53Updated 4 years ago
- ☆26Updated 4 years ago
- Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation inc…☆20Updated last year
- AXI Interconnect☆53Updated 4 years ago
- Verification IP for APB protocol☆71Updated 4 years ago
- Verification IP for AMBA APB Protocol☆30Updated last year
- CORE-V MCU UVM Environment and Test Bench☆24Updated last year
- ☆64Updated 3 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence☆37Updated 5 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol☆27Updated 8 months ago
- Parameterised Asynchronous AHB3-Lite to APB4 Bridge.☆47Updated last year
- AXI4 BFM in Verilog☆34Updated 8 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆41Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆41Updated 3 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆59Updated last week
- ☆37Updated 4 months ago
- Tranining Completion Project : : Verification of AXI Direct Memory Access (DMA) using UVM☆37Updated 3 months ago
- System Verilog and Emulation. Written all the five channels.☆34Updated 8 years ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆35Updated 5 months ago