JefferyLi0903 / MMCLinks
MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
☆21Updated 2 years ago
Alternatives and similar repositories for MMC
Users that are interested in MMC are comparing it to the libraries listed below
Sorting:
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- ☆36Updated 9 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆12Updated 6 years ago
- ☆31Updated 5 years ago
- 基于FPGA的FFT☆17Updated 6 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counte…☆18Updated last year
- An AXI DDR3 SDRAM controller for FPGA☆36Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated last month
- 【例程】国产高云FPGA 开发板及其工程☆28Updated 8 months ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Implementation of the PCIe physical layer☆40Updated 3 weeks ago
- 基于FPGA的三速以太网UDP协议栈设计☆25Updated last year
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆33Updated 7 years ago
- 视频旋转(2019FPGA大赛)☆34Updated 5 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆47Updated last year
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- AXI Interconnect☆49Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆32Updated 3 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆66Updated 3 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago