JefferyLi0903 / MMCLinks
MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计
☆22Updated 2 years ago
Alternatives and similar repositories for MMC
Users that are interested in MMC are comparing it to the libraries listed below
Sorting:
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆38Updated 4 years ago
- 这是我所开发的两个项目,包括ov5640-ddr3-usb2.0高速图像采集系统以及NOIP1SN1300A-ddr3-sdhc高速地表图像采集及存储系统☆93Updated 7 years ago
- FPGA和USB3.0桥片实现USB3.0通信☆69Updated 3 years ago
- 基于arm cortex-m0内核的xillinx fpga sopc工程项目☆13Updated 6 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- ☆36Updated 9 years ago
- Implementation of the PCIe physical layer☆47Updated 3 weeks ago
- Interface Protocol in Verilog☆50Updated 6 years ago
- FFT implement by verilog_测试验证已通过☆58Updated 8 years ago
- 【例程】国产高云FPGA 开发板及其工程☆32Updated 10 months ago
- Gigabit Ethernet UDP communication driver☆79Updated 6 years ago
- ☆31Updated 5 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- 学习AXI接口,以及xilinx DDR3 IP使用☆37Updated 8 years ago
- Cortex M0 based SoC☆74Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆35Updated 5 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆39Updated last year
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- The SoC Design for Time-Sensitive Networking (TSN)☆19Updated last month
- 基于FPGA的图像处理模块(出自于crazybingo)(将部分IP换为纯Verilog用于跨平台移植)☆48Updated 5 years ago
- AXI Interconnect☆51Updated 3 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆48Updated last year
- ARM中通过APB总线连接的UART模块☆66Updated 5 years ago
- RTL Verilog library for various DSP modules☆89Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆53Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆31Updated 6 years ago