wbbbbbb123 / Sram-controller-design-based-on-AHB-busView external linksLinks
☆20Aug 22, 2022Updated 3 years ago
Alternatives and similar repositories for Sram-controller-design-based-on-AHB-bus
Users that are interested in Sram-controller-design-based-on-AHB-bus are comparing it to the libraries listed below
Sorting:
- ☆18Aug 11, 2022Updated 3 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆16Apr 21, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Clock Domain Crossing Design（use MCP formulation without feedback）基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- soc integration script and integration smoke script☆24Sep 12, 2022Updated 3 years ago
- ☆12Nov 11, 2015Updated 10 years ago
- 第四届全国大学生嵌入式比赛SoC☆11Apr 1, 2022Updated 3 years ago
- 标准视频时序生成器☆10Feb 9, 2020Updated 6 years ago
- 位宽和深度可定制的异步FIFO☆13May 29, 2024Updated last year
- A simple spidergon network-on-chip with wormhole switching feature☆12Mar 22, 2021Updated 4 years ago
- Generic AHB master stub☆12Jul 17, 2014Updated 11 years ago
- ☆11Mar 10, 2023Updated 2 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Verification of Ethernet Switch System Verilog☆11Oct 21, 2016Updated 9 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Direct Access Memory for MPSoC☆13Jan 27, 2026Updated 2 weeks ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- AXI Interconnect☆57Aug 20, 2021Updated 4 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- AXI DMA Check: A utility to measure DMA speeds in simulation☆15Jan 22, 2025Updated last year
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- ☆14Feb 24, 2025Updated 11 months ago
- 支持AXI总线协议的8k×8 SP SRAM☆26Mar 26, 2020Updated 5 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- ☆21Sep 26, 2025Updated 4 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- A configurable general purpose graphics processing unit for☆12May 18, 2019Updated 6 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆15Mar 13, 2022Updated 3 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆15Jun 20, 2022Updated 3 years ago
- ☆18Apr 5, 2015Updated 10 years ago
- DSP WishBone Compatible Cores☆14Jul 17, 2014Updated 11 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- CNN accelerator using NoC architecture☆17Dec 6, 2018Updated 7 years ago