wbbbbbb123 / Sram-controller-design-based-on-AHB-bus
☆18Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for Sram-controller-design-based-on-AHB-bus
- ☆14Updated 2 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆15Updated 10 years ago
- ☆16Updated 2 years ago
- work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework☆27Updated last year
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆31Updated 2 years ago
- Simple AMBA VIP, Include axi/ahb/apb☆14Updated 4 months ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆12Updated 2 years ago
- ☆21Updated 3 years ago
- Verilog cache implementation of 4-way FIFO 16k Cache☆19Updated 11 years ago
- This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetiga…☆18Updated 4 years ago
- soc integration script and integration smoke script☆21Updated 2 years ago
- ☆9Updated 4 years ago
- Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench☆10Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆20Updated 5 years ago
- AXI Interconnect☆46Updated 3 years ago
- A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM☆20Updated 2 years ago
- ☆34Updated 9 years ago
- DMA core compatible with AHB3-Lite☆10Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆47Updated 3 years ago
- Verification IP for SPI protocol☆16Updated 4 years ago
- UVM resource from github, run simulation use YASAsim flow☆26Updated 4 years ago
- This is a open source project from UVM Community and it is based on an Ethernet Switch System-on-Chip (SoC).☆10Updated 3 years ago
- verification of simple axi-based cache☆17Updated 5 years ago
- System on Chip verified with UVM/OSVVM/FV☆23Updated 3 weeks ago
- 包括同步FIFO(输入输出位宽相同),异步FIFO(输入输出位宽相同),异步FIFO(能实现输出数据位宽是输入数据位宽的1/2或2倍)☆20Updated 2 years ago
- ☆17Updated 9 years ago
- CS533 Course Project (ongoing) - Exploring Parallel Architectures for Neural Processing Unit Implementations☆18Updated 7 years ago
- 支持AXI总线协议的8k×8 SP SRAM☆24Updated 4 years ago