☆15May 9, 2020Updated 5 years ago
Alternatives and similar repositories for Communication_Design
Users that are interested in Communication_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Dec 7, 2019Updated 6 years ago
- ☆12May 23, 2017Updated 8 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Mar 13, 2017Updated 9 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- UESTC-雷达信号产生与处理的设计与验证☆19Jun 6, 2019Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Time-slotted LoRa for the Industrial Internet of Things☆15Dec 10, 2023Updated 2 years ago
- ☆16Dec 16, 2021Updated 4 years ago
- 视频旋转（2019FPGA大赛）☆41May 5, 2020Updated 5 years ago
- Host driver/HAL to build a LoRa Picocell Gateway which communicates through USB with a concentrator board based on Semtech SX1308 multi-c…☆45Jun 4, 2019Updated 6 years ago
- 10小时搞定Latex排版☆12Jun 22, 2018Updated 7 years ago
- FPGA 同步FIFO与异步FIFO☆32Feb 26, 2019Updated 7 years ago
- Maxima functions for circuit calculations☆22May 27, 2020Updated 5 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 12 years ago
- Automatically exported from code.google.com/p/lxyppc-serial☆25Jul 30, 2019Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Ethernet MAC 10/100 Mbps☆37Oct 31, 2021Updated 4 years ago
- BlueDBM hw/sw implementation using the bluespecpcie PCIe library☆12Dec 25, 2022Updated 3 years ago
- Projects for the ECPiX-5 - a ECP5 FPGA board.☆14Jul 5, 2020Updated 5 years ago
- A low cost LoRa mesh network using STM32 and the SX1276☆31Jun 21, 2022Updated 3 years ago
- Miao~~~☆11May 30, 2021Updated 4 years ago
- verilog filetype plugin to enable emacs verilog-mode autos☆25Apr 24, 2022Updated 4 years ago
- Xilinx IP repository☆13May 5, 2018Updated 8 years ago
- ☆12Sep 8, 2017Updated 8 years ago
- This is a practice of verilog coding☆32Jul 10, 2019Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- ☆38Mar 10, 2021Updated 5 years ago
- ☆16Apr 30, 2021Updated 5 years ago
- Wishbone SATA Controller☆25Oct 16, 2025Updated 6 months ago
- FPGA☆129Apr 1, 2020Updated 6 years ago
- A simple LoRa Mesh network low level layer for the Semtech SX126x transceivers.☆32Jul 25, 2023Updated 2 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 6 years ago
- aliyun pk report 2012☆20Oct 31, 2012Updated 13 years ago
- A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop☆16Apr 25, 2021Updated 5 years ago
- Live Editor tutorials for MATLAB deep learning toolkit CAM explainability analysis☆12Nov 16, 2022Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆12Aug 26, 2016Updated 9 years ago
- Small utility to automate Apple Airpods connection process☆18Apr 12, 2020Updated 6 years ago
- A Verilog AMBA AHB Multilayer interconnect generator☆12Aug 8, 2017Updated 8 years ago
- This is just for Takk_Zynq_Labs test.☆27Jan 14, 2022Updated 4 years ago
- AXI-4 RAM Tester Component☆21Aug 5, 2020Updated 5 years ago
- A simple implementation of the Karatsuba multiplication algorithm☆12Apr 2, 2025Updated last year
- How to use the Intel JTAG primitive without using virtual JTAG☆17Oct 31, 2021Updated 4 years ago