NingHeChuan/Communication_Design external links

---

GitHub - View repository

GitHub.dev - Open in online code editor

Star history - Growth chart over time

deps.dev - Dependencies and security vulnerabilities

Gitingest - Export source code for LLM usage

Repomix - Export source code for LLM usage

uithub - Export source code for LLM usage

Close

NingHeChuan/Communication_Design

Readme badge preview -

If you own this repo, copy the snippet below and add it to your README.md

---

Copy

[![RelatedRepos](https://img.shields.io/badge/related-repos-yellow)](https://relatedrepos.com/gh/NingHeChuan/Communication_Design)

Close

NingHeChuan / Communication_DesignView on GitHubMore

• External links
• Readme badge

☆15May 9, 2020Updated 5 years ago

Alternatives and similar repositories for Communication_Design

Users that are interested in Communication_Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

• NingHeChuan / Digital_Front_End_Verilog

  View on GitHub
  ☆23Dec 7, 2019Updated 6 years ago
• NingHeChuan / Open-FPGA

  View on GitHub
  Devotes to open source FPGA
  ☆28May 9, 2020Updated 5 years ago
• SeanZarzycki / openSPARC-FPU

  View on GitHub
  ASIC Design of the openSPARC Floating Point Unit
  ☆15Mar 13, 2017Updated 9 years ago
• efabless / raptor_soc_template

  View on GitHub
  Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.
  ☆22Oct 9, 2019Updated 6 years ago
• LHesperus / Radar-Signal-Generation-and-Processing-Experiment

  View on GitHub
  UESTC-雷达信号产生与处理的设计与验证
  ☆19Jun 6, 2019Updated 6 years ago
• WayneGong / Image_Rotate

  View on GitHub
  视频旋转（2019FPGA大赛）
  ☆40May 5, 2020Updated 5 years ago
• luinaudt / deparser

  View on GitHub
  ☆16Dec 16, 2021Updated 4 years ago
• fpgasystems / groundhog

  View on GitHub
  Groundhog - Serial ATA Host Bus Adapter
  ☆23Jun 10, 2018Updated 7 years ago
• maxs-well / FIR_Implementation

  View on GitHub
  FIR filter implementation
  ☆29Mar 19, 2020Updated 6 years ago
• iclite / Mastering-the-FreeRTOS-Real-Time-Kernel-CN

  View on GitHub
  ☆32Apr 24, 2023Updated 2 years ago
• freecores / ahb_master

  View on GitHub
  Generic AHB master stub
  ☆12Jul 17, 2014Updated 11 years ago
• freecores / ethernet_tri_mode

  View on GitHub
  10_100_1000 Mbps tri-mode ethernet MAC
  ☆10Jul 17, 2014Updated 11 years ago
• DeamonYang / FPGA_SYNC_ASYNC_FIFO

  View on GitHub
  FPGA 同步FIFO与异步FIFO
  ☆32Feb 26, 2019Updated 7 years ago
• ultraembedded / altor32

  View on GitHub
  AltOr32 - Alternative Lightweight OpenRisc CPU
  ☆13Dec 17, 2015Updated 10 years ago
• nakultirumalai / VLSIPlacement

  View on GitHub
  Code for new techniques of VLSI placement
  ☆13Oct 11, 2013Updated 12 years ago
• xtoolbox / qtlua

  View on GitHub
  Automatically exported from code.google.com/p/lxyppc-serial
  ☆25Jul 30, 2019Updated 6 years ago
• ultraembedded / core_enet

  View on GitHub
  Ethernet MAC 10/100 Mbps
  ☆33Oct 31, 2021Updated 4 years ago
• sangwoojun / bluedbm

  View on GitHub
  BlueDBM hw/sw implementation using the bluespecpcie PCIe library
  ☆12Dec 25, 2022Updated 3 years ago
• ultraembedded / ecpix-5

  View on GitHub
  Projects for the ECPiX-5 - a ECP5 FPGA board.
  ☆14Jul 5, 2020Updated 5 years ago
• hansgaensbauer / polkadot

  View on GitHub
  A low cost LoRa mesh network using STM32 and the SX1276
  ☆30Jun 21, 2022Updated 3 years ago
• cea-wind / hls_ldpc_dec

  View on GitHub
  Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..
  ☆42May 2, 2019Updated 6 years ago
• KutuSystems / XilinxIP

  View on GitHub
  Xilinx IP repository
  ☆13May 5, 2018Updated 7 years ago
• makerinchina-iot / Monkey-Helper-Tools-py

  View on GitHub
  some little tools that might help me in my development, write in python code.
  ☆12Sep 17, 2022Updated 3 years ago
• antmicro / openssd-nvme

  View on GitHub
  ☆36Mar 10, 2021Updated 5 years ago
• dalance / sdc-parser

  View on GitHub
  ☆15Apr 30, 2021Updated 4 years ago
• ZipCPU / wbsata

  View on GitHub
  Wishbone SATA Controller
  ☆25Oct 16, 2025Updated 5 months ago
• gyd111 / NAND-Flash-controller

  View on GitHub
  MT29F128G based NAND flash controller
  ☆10Jun 17, 2021Updated 4 years ago
• suisuisi / FPGA

  View on GitHub
  FPGA
  ☆129Apr 1, 2020Updated 5 years ago
• beegee-tokyo / SX126x-Mesh-Network

  View on GitHub
  A simple LoRa Mesh network low level layer for the Semtech SX126x transceivers.
  ☆32Jul 25, 2023Updated 2 years ago
• forhappy / aliyun-pk-report-2012

  View on GitHub
  aliyun pk report 2012
  ☆20Oct 31, 2012Updated 13 years ago
• TommyZihao / MATLAB_CAM_Tutorials

  View on GitHub
  Live Editor tutorials for MATLAB deep learning toolkit CAM explainability analysis
  ☆12Nov 16, 2022Updated 3 years ago
• Starrynightzyq / Fractional-N-DIV

  View on GitHub
  A Fractional Divider with Delta-Sigma Modulator and Dual-Mode Divider for Phase-Locked Loop
  ☆16Apr 25, 2021Updated 4 years ago
• Rajandeep / RSA-CRYPTOSYSTEM-using-verilog

  View on GitHub
  ☆12Aug 26, 2016Updated 9 years ago
• thevar1able / airpods-helper

  View on GitHub
  Small utility to automate Apple Airpods connection process
  ☆18Apr 12, 2020Updated 5 years ago
• rbarzic / ml-ahb-gen

  View on GitHub
  A Verilog AMBA AHB Multilayer interconnect generator
  ☆12Aug 8, 2017Updated 8 years ago
• Verdvana / Async_FIFO

  View on GitHub
  位宽和深度可定制的异步FIFO
  ☆14May 29, 2024Updated last year
• JF-Tan / Takk_Zynq_Labs

  View on GitHub
  This is just for Takk_Zynq_Labs test.
  ☆27Jan 14, 2022Updated 4 years ago
• FlorentCLMichel / karatsuba_multiplication_verilog

  View on GitHub
  A simple implementation of the Karatsuba multiplication algorithm
  ☆12Apr 2, 2025Updated 11 months ago
• tomverbeure / intel_jtag_primitive_blog

  View on GitHub
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Oct 31, 2021Updated 4 years ago