基于arm cortex-m0内核的xillinx fpga sopc工程项目
☆13May 28, 2019Updated 7 years ago
Alternatives and similar repositories for arm_cortex_m0_xillinx
Users that are interested in arm_cortex_m0_xillinx are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21May 24, 2023Updated 3 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆22Oct 9, 2019Updated 6 years ago
- A port of the DesignStart Cortex-M0 system to the Diligentinc Arty board☆13Sep 7, 2018Updated 7 years ago
- DSP with FPGAs 3. edition ISBN: 978-3-540-72612-8☆16Nov 8, 2025Updated 8 months ago
- Step by step tutorial for building CortexM0 SoC☆41Mar 29, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- generate channel information according to 3GPP spatial channel model(SCM)☆15Nov 16, 2017Updated 8 years ago
- 基于ALINX-AX7020平台的Linux驱动开发学习。☆56Mar 27, 2020Updated 6 years ago
- Johan Kåredal's V2V channel model with truck shadowing extension.☆10Apr 13, 2016Updated 10 years ago
- Verilog Code and Logisim simulation of a Weighted Round Robit Arbiter circuit using digital components☆20Mar 10, 2018Updated 8 years ago
- Verilog HDL implementation of Elliptic Curve Cryptography (ECC) over GF(2^163)☆22Oct 31, 2017Updated 8 years ago
- 给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行☆19Aug 26, 2019Updated 6 years ago
- ☆12Oct 29, 2021Updated 4 years ago
- A Hardware MD5 Cracker for the Cyclone V SoC☆12Mar 25, 2015Updated 11 years ago
- DroidOscillo firmware☆10May 8, 2017Updated 9 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Version 2.1 of the U.S. Navy Long Wave Propagation Capability code with alterations for running as a MATLAB function. The altered version…☆19Oct 13, 2016Updated 9 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆215Aug 23, 2023Updated 2 years ago
- miniSpartan6+ (Spartan6) FPGA based MP3 Player☆27Sep 2, 2019Updated 6 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- ☆10Jan 30, 2017Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆36Jan 28, 2025Updated last year
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated 2 years ago
- 2块钱包邮就能搞一个的stm32f103c6t6的daplink！☆14Jul 26, 2023Updated 2 years ago
- This code is used for generating simulation results for the paper titled "Scheduling and Power Control for V2V Broadcast Communications w…☆17Aug 1, 2017Updated 8 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 本项目为参加2019全国大学生集成电路比赛 ARM杯创建。本项目是基于FPGA的一套包含Cortex-M3内核的车牌识别系统。☆20Jun 1, 2019Updated 7 years ago
- Using STM32F103x and VS1053 module to play MP3 files☆12Sep 18, 2016Updated 9 years ago
- Verification of Ethernet Switch System Verilog☆12Oct 21, 2016Updated 9 years ago
- This repository has MATLAB codes used for simulating a Vehicle to Vehicle communication channel.☆20Mar 27, 2017Updated 9 years ago
- Complete ASIC Design of UART Interface with Baud Rate Selection :- RTL to GDS2☆13Sep 3, 2019Updated 6 years ago
- M8V6电子负载升级版M328V6上位机，支持手机和PC☆12Oct 12, 2025Updated 9 months ago
- mirror of https://git.elphel.com/Elphel/x393_sata☆37May 12, 2020Updated 6 years ago
- 多核处理器 ;ring network , four core, shared space memory ,directory-based cache coherency☆26Aug 28, 2016Updated 9 years ago
- Simulation of channel models for MIMO UAV communication (Rice Networks Group, ASTRO)☆22May 6, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆11May 24, 2019Updated 7 years ago
- PyQt5实现的软键盘☆12Aug 18, 2020Updated 5 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- MIPS 汇编器☆10May 17, 2018Updated 8 years ago
- RTL Verilog library for various DSP modules☆99Feb 17, 2022Updated 4 years ago
- ☆12Jan 16, 2021Updated 5 years ago
- This is a circular buffer controller used in FPGA.☆36Jan 12, 2016Updated 10 years ago