FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130
This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
☆30Updated 3 years ago
Alternatives and similar repositories for eFPGA---RTL-to-GDS-with-SKY130:
Users that are interested in eFPGA---RTL-to-GDS-with-SKY130 are comparing it to the libraries listed below
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆22Updated last year
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆40Updated last year
- Open source process design kit for 28nm open process☆51Updated 11 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆18Updated 2 years ago
- ☆40Updated 3 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆66Updated 3 years ago
- LibreSilicon's Standard Cell Library Generator☆18Updated 10 months ago
- Python Tool for UVM Testbench Generation☆52Updated 10 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- ☆36Updated 2 years ago
- Open Source PHY v2☆26Updated 10 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆12Updated 4 years ago
- ☆53Updated last year
- This repository aims to capture the works done in 5-day workshop of Adavance Physical Design using OpenLANE/SkyWater130. The workshop hel…☆22Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆31Updated last month
- Educational Design Kit for Synopsys Tools with a set of Characterized Standard Cell Library☆33Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆14Updated 3 weeks ago
- Extensible FPGA control platform☆59Updated last year
- ☆20Updated 3 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated 2 months ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- General Purpose AXI Direct Memory Access☆49Updated 10 months ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆18Updated last year