FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130Links
This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
☆30Updated 4 years ago
Alternatives and similar repositories for eFPGA---RTL-to-GDS-with-SKY130
Users that are interested in eFPGA---RTL-to-GDS-with-SKY130 are comparing it to the libraries listed below
Sorting:
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆23Updated last year
- Open source process design kit for 28nm open process☆56Updated last year
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆38Updated 4 years ago
- ☆41Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆16Updated 4 years ago
- ☆20Updated 3 years ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆44Updated 5 years ago
- Completed LDO Design for Skywaters 130nm☆14Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆69Updated 4 years ago
- SystemVerilog RTL Linter for YoSys☆20Updated 6 months ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆19Updated 2 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- SKY130 SRAM macros generated by SRAM 22☆16Updated last month
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆36Updated 2 years ago
- TCL scripts for FPGA (Xilinx)☆32Updated 2 years ago
- General Purpose AXI Direct Memory Access☆50Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆42Updated 3 years ago
- SRAM☆22Updated 4 years ago
- Generic FIFO implementation with optional FWFT☆57Updated 5 years ago
- USB -> AXI Debug Bridge☆39Updated 3 years ago
- DDR4 Simulation Project in System Verilog☆41Updated 10 years ago
- Open Analog Design Environment☆24Updated 2 years ago