FPGA-Research / eFPGA---RTL-to-GDS-with-SKY130Links
This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk
☆33Updated 4 years ago
Alternatives and similar repositories for eFPGA---RTL-to-GDS-with-SKY130
Users that are interested in eFPGA---RTL-to-GDS-with-SKY130 are comparing it to the libraries listed below
Sorting:
- ☆43Updated 3 years ago
- An open source PDK using TIGFET 10nm devices.☆53Updated 3 years ago
- Open source process design kit for 28nm open process☆69Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆39Updated 5 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- SRAM☆22Updated 5 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Updated 2 years ago
- ☆20Updated 4 years ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆53Updated 4 years ago
- ☆57Updated 2 years ago
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆81Updated 4 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Open Source PHY v2☆31Updated last year
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆29Updated 2 years ago
- The open- MSP430 is an open-source 16-bit microcontroller core written in Verilog, that is compatible with the Texas Instruments MSP430 m…☆16Updated 3 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- ☆44Updated 5 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Updated 3 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆20Updated 2 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆78Updated 5 years ago
- 55nm CMOS Open Source PDK by ICsprout Integrated Circuit Co., Ltd.☆143Updated last week
- sram/rram/mram.. compiler☆43Updated 2 years ago
- EE 260 Winter 2017: Advanced VLSI Design☆67Updated 9 years ago
- repository for a bandgap voltage reference in SKY130 technology☆41Updated 2 years ago
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆14Updated 5 years ago
- ☆17Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆15Updated last week