vsdip / rvmyth_avsddac_interfaceLinks
☆14Updated 3 years ago
Alternatives and similar repositories for rvmyth_avsddac_interface
Users that are interested in rvmyth_avsddac_interface are comparing it to the libraries listed below
Sorting:
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆15Updated 5 years ago
- ☆17Updated 10 months ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆28Updated 7 months ago
- ☆42Updated 3 years ago
- VSDBabySoC is a small mixed-signal SoC including PLL, DAC, and a RISCV-based processor named RVMYTH.☆44Updated 3 years ago
- This script builds openlane and all its dependencies on an Ubuntu (only) System.☆21Updated 3 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- ☆11Updated 3 years ago
- Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license☆43Updated 5 months ago
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- Guides and templates for using open source RF design tools with the SkyWater SKY130 process.☆19Updated 4 years ago
- This repository contains all the information needed to run RTL2GDSII flow using openlane flow. Apart from that, it also contain procedure…☆74Updated 4 years ago
- ☆38Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- ☆20Updated 3 years ago
- This repository contains simulation files and other relevant files on the On-chip clock multiplier (PLL) (Fclkin—5MHz to 12MHz, Fclkout—4…☆15Updated 3 years ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆64Updated 2 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- SystemVerilog Linter based on pyslang☆31Updated 3 months ago
- Custom IC Design Platform☆26Updated 2 weeks ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- This repository is an open-source version of SKY130 to help facilitate use of Cadence Design System tools for use with Skywater 130 Proce…☆24Updated 2 years ago
- Completed LDO Design for Skywaters 130nm☆16Updated 2 years ago
- This repo contain the PY-UVM Framework for different RISC-V Cores☆32Updated last year
- Design of 4KB(1024*32) SRAM with operating voltage 1.8v and access time < 2.5ns☆13Updated 4 years ago
- A padring generator for ASICs☆25Updated 2 years ago
- ☆49Updated 6 months ago