efabless / mpw_precheck
☆37Updated 3 weeks ago
Alternatives and similar repositories for mpw_precheck:
Users that are interested in mpw_precheck are comparing it to the libraries listed below
- ☆46Updated last month
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆60Updated last week
- KLayout technology files for Skywater SKY130☆39Updated last year
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆113Updated last week
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆64Updated last month
- This project describes how the PNR of an analog IP, 2:1 analog multiplexer is carried out by opensource EDA tools, Openlane. It also disc…☆44Updated 4 years ago
- Circuit Automatic Characterization Engine☆47Updated last month
- Plugins for Yosys developed as part of the F4PGA project.☆80Updated 10 months ago
- ☆79Updated 2 years ago
- JKU IIC OSIC-Multitool for open-source IC (OSIC) design for SKY130.☆57Updated 4 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- ☆36Updated 2 years ago
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 2 years ago
- An automatic clock gating utility☆45Updated 8 months ago
- Prefix tree adder space exploration library☆57Updated 4 months ago
- Standard Cell Library based Memory Compiler using FF/Latch cells☆144Updated 9 months ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆111Updated last year
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆23Updated 4 years ago
- https://caravel-mgmt-soc-litex.readthedocs.io/en/latest/☆27Updated last month
- This repository in a walk through the entire process of PLL IC designing from the tools to the final tapeout.☆19Updated 3 years ago
- Qrouter detail router for digital ASIC designs☆56Updated 5 months ago
- This project is done in the course of "Advanced Physical Design using OpenLANE/Sky130" workshop by VLSI System Design Corporation. In thi…☆44Updated 3 years ago
- Coriolis VLSI EDA Tool (LIP6)☆62Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- BAG framework☆40Updated 7 months ago
- ☆109Updated last year
- SystemVerilog frontend for Yosys☆80Updated this week
- Raw data collected about the SKY130 process technology.☆54Updated last year
- AMC: Asynchronous Memory Compiler☆48Updated 4 years ago
- Skywaters 130nm Klayout PDK☆23Updated last month