Alternatives and similar repositories for GDS2WebGL:

Users that are interested in GDS2WebGL are comparing it to the libraries listed below

• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆19Updated 3 years ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆43Updated 6 months ago
• laurentc2 / SKY130_for_KLayout
  KLayout technology files for Skywater SKY130
  ☆39Updated last year
• RTimothyEdwards / qrouter
  Qrouter detail router for digital ASIC designs
  ☆56Updated 3 months ago
• eskiyerli / revedaRelease
  This repository is for (pre-)release versions of the Revolution EDA.
  ☆40Updated last week
• AL-255 / Project-Yatsuhashi-Chip1
  ☆39Updated 2 years ago
• efabless / mpw_precheck
  ☆36Updated 3 months ago
• StefanSchippers / xschem_sky130
  XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.
  ☆59Updated this week
• mabrains / sky130_klayout_pdk
  Skywater 130nm Klayout Device Generators PDK
  ☆29Updated 6 months ago
• mattvenn / multi_project_tools
  tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles
  ☆35Updated 2 years ago
• bluecheetah / bag
  BAG framework
  ☆40Updated 6 months ago
• westonb / open-pmic
  A current mode buck converter on the SKY130 PDK
  ☆27Updated 3 years ago
• mabrains / PLL_design
  PLL Designs on Skywater 130nm MPW
  ☆20Updated last year
• christoph-weiser / mpw6
  submission repository for efabless mpw6 shuttle
  ☆30Updated last year
• dan-fritchman / Hdl21
  Hardware Description Library
  ☆73Updated last month
• lip6 / coriolis
  Coriolis VLSI EDA Tool (LIP6)
  ☆59Updated this week
• efabless / cace
  Circuit Automatic Characterization Engine
  ☆47Updated last week
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• Vlsir / Vlsir
  Interchange formats for chip design.
  ☆28Updated last month
• lnis-uofu / TIGFET-10nm-PDK
  An open source PDK using TIGFET 10nm devices.
  ☆47Updated 2 years ago
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆112Updated 3 weeks ago
• mbalestrini / gdsiistl
  Converts GDSII files to STL files.
  ☆37Updated last year
• rahulk29 / sram22
  A configurable SRAM generator
  ☆42Updated 3 weeks ago
• iic-jku / Circuit-Designers-Etiquette
  A set of rules and recommendations for analog and digital circuit designers.
  ☆27Updated 2 months ago
• efabless / caravel_user_project_analog
  ☆45Updated last month
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆69Updated last week
• johnkustin / bandgapReferenceCircuit
  repository for a bandgap voltage reference in SKY130 technology
  ☆35Updated 2 years ago
• d-m-bailey / cvc
  CVC: Circuit Validity Checker. Check for errors in CDL netlist.
  ☆22Updated last month
• google / bigspicy
  ☆39Updated last year
• ACMmodel / MOSFET_model
  A simple MOSFET model with only 5-DC-parameters for circuit simulation
  ☆39Updated 7 months ago