s-holst / GDS2WebGLLinks
Translates GDSII into HTML/JS that can be viewed in WebGL-capable web browsers.
☆56Updated 4 years ago
Alternatives and similar repositories for GDS2WebGL
Users that are interested in GDS2WebGL are comparing it to the libraries listed below
Sorting:
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 4 years ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- BAG framework☆41Updated last year
- Coriolis VLSI EDA Tool (LIP6)☆69Updated last week
- ☆42Updated 5 months ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- ☆38Updated 3 years ago
- ☆55Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆54Updated 4 months ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 3 months ago
- components and examples for creating radio ICs using the open skywater 130nm PDK☆19Updated 4 years ago
- Circuit Automatic Characterization Engine☆50Updated 6 months ago
- ☆39Updated 2 years ago
- ☆54Updated 3 weeks ago
- KLayout technology files for ASAP7 FinFET educational process☆21Updated 2 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Converts GDSII files to STL files.☆37Updated last year
- Qrouter detail router for digital ASIC designs☆56Updated 3 months ago
- ☆48Updated 6 months ago
- skywater 130nm pdk☆31Updated last week
- Netgen complete LVS tool for comparing SPICE or verilog netlists☆121Updated 2 months ago
- ☆33Updated 2 years ago
- ☆36Updated 8 months ago
- Custom IC Creator (ciccreator) is a compiler that takes in a object definition file (JSON), a SPICE file, and a design rule file and outp…☆34Updated last month
- Small SERV-based SoC primarily for OpenMPW tapeout☆46Updated 2 months ago
- ☆41Updated 2 years ago
- an inverter drawn in magic with makefile to simulate☆26Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆23Updated last month