doonny / basic_knowledgeLinks
Things to learn for new students in the Lab for AI chips and systems of BJTU .
☆237Updated 7 months ago
Alternatives and similar repositories for basic_knowledge
Users that are interested in basic_knowledge are comparing it to the libraries listed below
Sorting:
- some interesting demos for starters☆81Updated 2 years ago
- FPGA project☆222Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆95Updated 2 weeks ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆236Updated 4 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆512Updated 4 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆247Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆166Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆76Updated 2 years ago
- FPGA☆155Updated 11 months ago
- ☆146Updated this week
- 基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现☆336Updated 2 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆180Updated 7 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆153Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- PYNQ学习资料☆163Updated 5 years ago
- 数字IC设计 学习笔记☆138Updated 3 years ago
- ☆39Updated 11 months ago
- CNN accelerator implemented with Spinal HDL☆150Updated last year
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆338Updated last year
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆90Updated 3 years ago
- 代码在这个库里 Code is here☆52Updated 7 months ago
- ☆221Updated 4 years ago
- CPU Design Based on RISCV ISA☆113Updated last year
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆140Updated 5 years ago
- ☆240Updated last year
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆180Updated last year
- You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…☆176Updated last year
- 网络训练、图像预处理以及部分hend功能是 基于pc端实现的,只有主干网络部署在fpga上,片上资源无法支持整个网络所需资源,建议添加外部存储及DDR☆113Updated last year
- verilog实现TPU中的脉动阵列计算卷积的module☆118Updated last month
- ☆65Updated 10 months ago