doonny / basic_knowledgeLinks
Things to learn for new students in the Lab for AI chips and systems of BJTU .
☆258Updated last year
Alternatives and similar repositories for basic_knowledge
Users that are interested in basic_knowledge are comparing it to the libraries listed below
Sorting:
- some interesting demos for starters☆91Updated 3 years ago
- 一个开源的FPGA神经网络加速器。☆185Updated 2 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆280Updated 7 years ago
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆85Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆119Updated 2 months ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆374Updated last year
- FPGA project☆231Updated 3 years ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆172Updated 2 years ago
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆240Updated 4 years ago
- FPGA☆159Updated last year
- ☆227Updated 4 years ago
- ☆63Updated 3 years ago
- PYNQ学习资料☆173Updated 6 years ago
- CNN accelerator implemented with Spinal HDL☆155Updated last year
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆210Updated last month
- ☆153Updated last week
- verilog实现TPU中的脉动阵列计算卷积的module☆143Updated 7 months ago
- CPU Design Based on RISCV ISA☆124Updated last year
- achieve softmax in PYNQ with heterogeneous computing.☆67Updated 7 years ago
- 数字IC设计 学习笔记☆159Updated 3 years ago
- 代码在这个库里 Code is here☆64Updated 4 months ago
- ☆39Updated last year
- General CNN_Accelerator design.卷积神经网络加速器设计。在PYNQ-Z2 FPGA开发板上实 现了卷积池化全连接层等硬件加速计算。☆84Updated 9 months ago
- ☆37Updated 4 years ago
- Collect some IC textbooks for learning.☆173Updated 3 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆561Updated 4 years ago
- ☆74Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA