doonny / basic_knowledge
Things to learn for new students in the Lab for AI chips and systems of BJTU .
☆164Updated 2 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for basic_knowledge
- HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn☆235Updated 3 years ago
- 在FPGA上面实现一个NPU计算单元。能够执行矩阵运算(ADD/ADDi/ADDs/MULT/MULTi/DOT等)、图像处理运算(CONV/POOL等)、非线性映射(RELU/TANH/SIGM等)。☆198Updated 6 years ago
- 一个开源的FPGA神经网络加速器。☆127Updated last year
- CNN accelerator implemented with Spinal HDL☆136Updated 9 months ago
- 【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器☆127Updated last year
- PYNQ学习资料☆159Updated 4 years ago
- FPGA☆141Updated 4 months ago
- some interesting demos for starters☆61Updated last year
- 【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码☆62Updated 2 years ago
- FPGA project☆200Updated 2 years ago
- NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.☆308Updated 10 months ago
- 中文:☆93Updated 4 years ago
- achieve softmax in PYNQ with heterogeneous computing.☆61Updated 6 years ago
- ☆57Updated 2 years ago
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆189Updated last year
- 2023集创赛国二,紫光同创杯。基于脉动阵列写的一个简单的卷积层加速器,支持yolov3-tiny的第一层卷积层计算,可根据FPGA端DSP资源灵活调整脉动 阵列的结构以实现不同的计算效率。☆121Updated 2 weeks ago
- Convolutional accelerator kernel, target ASIC & FPGA☆167Updated last year
- ☆39Updated 5 years ago
- ☆137Updated 2 weeks ago
- This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…☆160Updated 8 months ago
- hls code zynq 7020 pynq z2 CNN☆77Updated 5 years ago
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆400Updated 3 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆128Updated 4 years ago
- ☆189Updated 7 months ago
- Implement Tiny YOLO v3 on ZYNQ☆257Updated 2 years ago
- 数字IC设计 学习笔记☆119Updated 2 years ago
- This is a series of quick start guide of Vitis HLS tool in Chinese. It explains the basic concepts and the most important optimize techni…☆18Updated 2 years ago
- to illustrate how to removal a Neural Network from pc to FPGA board ,it contain all the code include c code worked in pc,HLS prj acceler…☆70Updated 3 years ago
- Collect some IC textbooks for learning.☆104Updated 2 years ago
- CPU Design Based on RISCV ISA☆76Updated 5 months ago