Alternatives and similar repositories for basic_knowledge:

Users that are interested in basic_knowledge are comparing it to the libraries listed below

• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆234Updated 4 years ago
• CutestPanda / Opensoc
  包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
  ☆85Updated this week
• CustomizableComputingLab / CustomizableComputingLab.github.io
  ☆144Updated 2 months ago
• YutongChenVictor / Fpga-accelerator-demos
  some interesting demos for starters
  ☆74Updated 2 years ago
• cxlisme / FPGA-proj
  FPGA project
  ☆218Updated 3 years ago
• LeiWang1999 / ZYNQ-NVDLA
  NVDLA (An Opensource DL Accelerator Framework) implementation on FPGA.
  ☆332Updated last year
• XueTianyu24 / cnn_accelerator
  【入门项目】基于PYNQ-Z2实现手写数字识别卷积神经网络硬件加速器
  ☆142Updated 2 years ago
• peilin-chen / hls_for_cnn_mnist
  【入门项目】这个仓库是用hls来实现手写数字识别CNN硬件(xilinx fpga)加速的代码
  ☆74Updated 2 years ago
• xddcore / OpenNNA
  一个开源的FPGA神经网络加速器。
  ☆160Updated last year
• cxdzyq1110 / NPU_on_FPGA
  在FPGA上面实现一个NPU计算单元。能够执行矩阵运算（ADD/ADDi/ADDs/MULT/MULTi/DOT等）、图像处理运算（CONV/POOL等）、非线性映射（RELU/TANH/SIGM等）。
  ☆232Updated 6 years ago
• dumpo / digital_IC_design_notes
  数字IC设计 学习笔记
  ☆129Updated 3 years ago
• omarelhedaby / CNN-FPGA
  Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
  ☆489Updated 4 years ago
• WalkerLau / DetectHumanFaces
  Real time face detection based on Arm Cortex-M3 DesignStart and FPGA
  ☆199Updated last year
• 19801201 / SpinalHDL_CNN_Accelerator
  CNN accelerator implemented with Spinal HDL
  ☆148Updated last year
• GuoningHuang / FPGA-CNN-accelerator-based-on-systolic-array
  2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。
  ☆164Updated 5 months ago
• adamgallas / fpga_accelerator_yolov3tiny
  ☆228Updated last year
• MasLiang / CNN-On-FPGA
  FPGA
  ☆153Updated 9 months ago
• sumanth-kalluri / cnn_hardware_acclerator_for_fpga
  This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Netw…
  ☆176Updated last year
• Shengrong-LSR / HDLBits-Solutions-Verilog
  ☆63Updated 8 months ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆163Updated 5 years ago
• Starrynightzyq / Nexys4DDR-ARM-M3-Plate-Recognition
  车牌识别,FPGA,2019全国大学生集成电路创新创业大赛
  ☆137Updated 5 years ago
• lizhirui / AXI_spec_chinese
  AXI协议规范中文翻译版
  ☆145Updated 2 years ago
• Daniel-GGB / My-Digital-IC-Library
  我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;
  ☆83Updated 3 years ago
• peilin-chen / Zhulong-RISCV-CPU
  CPU Design Based on RISCV ISA
  ☆105Updated 10 months ago
• ChunxuGuo / SummerSchool2022
  ☆61Updated 2 years ago
• suisuisi / FPGAandCNN
  基于FPGA的数字识别-实时视频处理的定点卷积神经网络实现
  ☆321Updated last year
• xupsh / Digital-Design-Lab
  ☆217Updated 4 years ago
• Buck008 / Transformer-Accelerator-Based-on-FPGA
  You can run it on pynq z1. The repository contains the relevant Verilog code, Vivado configuration and C code for sdk testing. The size o…
  ☆166Updated last year
• 9334swjtu / PYNQ_softmax
  achieve softmax in PYNQ with heterogeneous computing.
  ☆63Updated 6 years ago
• hisrg / PYNQ_CNN_Accelerator_Tutorial
  中文：
  ☆97Updated 5 years ago