dsa-shua / FPGA-SystolicArrayLinks
Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis
☆13Updated last year
Alternatives and similar repositories for FPGA-SystolicArray
Users that are interested in FPGA-SystolicArray are comparing it to the libraries listed below
Sorting:
- The Verilog source code for DRUM approximate multiplier.☆32Updated 2 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆20Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆33Updated 5 years ago
- ☆29Updated 6 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆42Updated 3 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆31Updated last year
- Tensor Processing Unit implementation in Verilog☆13Updated 10 months ago
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆83Updated 2 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆76Updated 6 years ago
- ☆15Updated 7 months ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆82Updated 2 months ago
- This repository contains full code of Softmax Layer in Verilog☆21Updated 5 years ago
- HLS for Networks-on-Chip☆39Updated 4 years ago
- ☆19Updated 3 years ago
- ☆73Updated 7 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆40Updated 6 years ago
- Template for project1 TPU☆23Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆65Updated 3 years ago
- ☆14Updated 2 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- Bitonic sorter (Batcher's sorting network) written in Verilog.☆37Updated last year