Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis
☆28Feb 16, 2024Updated 2 years ago
Alternatives and similar repositories for FPGA-SystolicArray
Users that are interested in FPGA-SystolicArray are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs.☆39Aug 28, 2025Updated last year
- Systolic Array implementation for ASIC Course☆15Nov 26, 2023Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆40Aug 13, 2024Updated 2 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆13Dec 26, 2024Updated last year
- (Verilog) A simple convolution layer implementation with systolic array structure☆14May 9, 2022Updated 4 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆20Oct 2, 2026Updated last week
- A nest brain simulator based on FPGA(LIF NEURON)☆16Dec 14, 2021Updated 4 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆25Nov 9, 2025Updated 11 months ago
- SNN on FPGA☆13Apr 26, 2022Updated 4 years ago
- RTL design and implementation of a 4x4 Network-on-Chip (NoC) with a mesh topology. This project includes SystemVerilog modules for buffer…☆32Jul 12, 2024Updated 2 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Systolic array based simple TPU for CNN on PYNQ-Z2☆53Jun 24, 2022Updated 4 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Sep 3, 2019Updated 7 years ago
- An FPGA design for simulating biological neurons☆18Jul 5, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆40Dec 22, 2023Updated 2 years ago
- A Rocket-based RISC-V superscalar in-order core☆42Aug 31, 2026Updated last month
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆41Jun 14, 2019Updated 7 years ago
- Initial toolchain for FeNN FPGA SNN accelerator☆18Updated this week
- ☆21Apr 7, 2021Updated 5 years ago
- Framework for radix encoded SNN on FPGA☆18Dec 7, 2021Updated 4 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- GPU-accelerated RePlAce☆14Jun 11, 2024Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆17Sep 9, 2023Updated 3 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Deep-Reinforcement-Learning-Based Scheduler for FPGA HLS☆15Feb 27, 2021Updated 5 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆20Apr 11, 2026Updated 6 months ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…☆38Oct 4, 2022Updated 4 years ago
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆21Jun 17, 2020Updated 6 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Nov 27, 2025Updated 10 months ago
- ☆15Oct 26, 2023Updated 2 years ago
- Exploring gate level simulation☆60Mar 27, 2026Updated 6 months ago
- CS4362 - Hardware Description Languages. Implemented SNN on an FPGA for real-time image processing using VHDL☆28Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆28Jun 12, 2025Updated last year
- A minimal, open-source Image Signal Processor (ISP) for AMD FPGA, implemented in Verilog.☆143Sep 26, 2026Updated 2 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆124Nov 26, 2025Updated 10 months ago
- Global Dark Mode for ALL apps on ANY platforms.☆19Oct 3, 2023Updated 3 years ago
- Offical Implementation of "CLIF: Complementary Leaky Integrate-and-Fire Neuron for Spiking Neural Networks" (ICML 2024 spotlight)☆27Sep 17, 2025Updated last year
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog☆29Aug 29, 2026Updated last month