dsa-shua / FPGA-SystolicArrayLinks
Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis
☆7Updated last year
Alternatives and similar repositories for FPGA-SystolicArray
Users that are interested in FPGA-SystolicArray are comparing it to the libraries listed below
Sorting:
- Systolic array based simple TPU for CNN on PYNQ-Z2☆31Updated 2 years ago
- ☆14Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 5 years ago
- A collection of tutorials for the fpgaConvNet framework.☆39Updated 8 months ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 10 months ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆17Updated 9 months ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 7 months ago
- Ratatoskr NoC Simulator☆26Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆44Updated 8 months ago
- Template for project1 TPU☆18Updated 4 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- ☆25Updated 2 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆15Updated 9 months ago
- Matrix multiplication accelerator on ZYNQ SoC.☆9Updated last month
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- ☆15Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆38Updated 2 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 4 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆54Updated 4 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆31Updated 5 years ago
- EE 272B - VLSI Design Project☆12Updated 3 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago