dsa-shua / FPGA-SystolicArrayLinks
Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis
☆7Updated last year
Alternatives and similar repositories for FPGA-SystolicArray
Users that are interested in FPGA-SystolicArray are comparing it to the libraries listed below
Sorting:
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.☆11Updated 10 months ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆14Updated this week
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- ☆12Updated last year
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented wi…☆21Updated 5 years ago
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- This is a verilog implementation of 4x4 systolic array multiplier☆57Updated 4 years ago
- ☆14Updated 3 years ago
- APB Logic☆18Updated 7 months ago
- Hardware Acceleration of Neural Networks for Event Camera-Based Object Detection on SoC FPGAs☆12Updated last month
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- A simple, scalable, source-synchronous, all-digital DDR link☆27Updated 3 weeks ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week
- DLB (Deep Learning Blocks) as a part of DPU (Deep Learning Processing Unit) is a collection of synthesizable Verilog modules for deep lea…☆15Updated 6 months ago
- Tensor Processing Unit implementation in Verilog☆9Updated 4 months ago
- This project is to design yolo AI accelerator in verilog HDL.☆17Updated 9 months ago
- IP Catalog for Raptor.☆14Updated 7 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆19Updated 3 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- ☆26Updated last year
- Open-Source HLS Examples for Microchip FPGAs☆45Updated last week
- A RRAM addon for the NCSU FreePDK 45nm☆23Updated 3 years ago