包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
☆148Apr 30, 2026Updated 3 weeks ago
Alternatives and similar repositories for Opensoc
Users that are interested in Opensoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆21Jul 18, 2019Updated 6 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆21Apr 16, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆30Apr 7, 2025Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆91Mar 19, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆553Jul 17, 2025Updated 10 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆148Jul 20, 2023Updated 2 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆35Sep 23, 2024Updated last year
- 基于FPGA的二维卷积识别任务☆26Apr 29, 2023Updated 3 years ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Dec 23, 2022Updated 3 years ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 11 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆242Oct 16, 2025Updated 7 months ago
- Quad SPI Flash XIP Controller with a direct mapped cache☆12Dec 9, 2020Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆594Feb 19, 2021Updated 5 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- Nuclei AI Library Optimized For RISC-V Vector☆15Oct 15, 2025Updated 7 months ago
- Personal mirror for adv_debug_sys☆11Aug 23, 2011Updated 14 years ago
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆265Nov 7, 2024Updated last year
- 基于fpga的cordic算法实现☆13Oct 19, 2024Updated last year
- fpga跑sobel识别算法☆48Mar 15, 2021Updated 5 years ago
- 基于STM32F407实现2023年电赛H题，使用到的模块有SI5351时钟模块，两块AD9833，一块AD630，增益偏置调整电路若干☆13Jan 17, 2025Updated last year
- APB Timer Unit☆14Oct 30, 2025Updated 6 months ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Verilog projects for simulation and logic synthesis (Icarus Verilog, YOSYS)☆22Apr 28, 2021Updated 5 years ago
- An Open-Source Processor for Accelerating Spiking Neural Network☆14Sep 30, 2022Updated 3 years ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆41Dec 14, 2024Updated last year
- 4096bit Iterative digit-digit Montgomery Multiplication in Verilog☆19Apr 18, 2022Updated 4 years ago
- 2023集创赛紫光同创杯一等奖项目☆176Jan 7, 2024Updated 2 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆88Jul 21, 2022Updated 3 years ago
- CPU Design Based on RISCV ISA☆139Jun 14, 2024Updated last year
- A LTSPICE like circuit simulation software, base on Qt☆30Mar 14, 2020Updated 6 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Jun 4, 2024Updated last year
- AXI协议规范中文翻译版☆177Jul 5, 2022Updated 3 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆169May 10, 2025Updated last year
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Nov 29, 2018Updated 7 years ago
- FPGA实现简单的图像处理算法☆81Mar 26, 2023Updated 3 years ago
- PolarDecoders implemented in Verilog. SC, SCL, CA-SCL and CA-PC-SCL are supported.☆10Sep 24, 2021Updated 4 years ago
- A very simple and easy to understand RISC-V core.☆1,472Nov 9, 2023Updated 2 years ago