包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
☆152Sep 17, 2026Updated last month
Alternatives and similar repositories for Opensoc
Users that are interested in Opensoc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴力匹配，最后…☆24Apr 16, 2025Updated last year
- 学习过程的一些简单记录 数字IC、C++、FPGA☆11Mar 7, 2025Updated last year
- 第八届集创赛紫光同创杯国二FPGA部分☆37Sep 23, 2024Updated 2 years ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆20Oct 2, 2024Updated 2 years ago
- ☆12Jan 2, 2025Updated last year
- riscv指令集，单周期以及五级流水线CPU☆141Jan 6, 2025Updated last year
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆31Apr 7, 2025Updated last year
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆582Jul 17, 2025Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆120Updated this week
- Design a cache by using Verilog☆13Jan 12, 2017Updated 9 years ago
- ☆18Oct 10, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- A very simple and easy to understand RISC-V core.☆1,562Nov 9, 2023Updated 2 years ago
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆29Jun 30, 2025Updated last year
- 体系结构研讨 + ysyx高阶大纲 (WIP☆221Sep 24, 2026Updated last month
- ☆19Feb 10, 2025Updated last year
- CPU Design Based on RISCV ISA☆148Jun 14, 2024Updated 2 years ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆152Jul 20, 2023Updated 3 years ago
- ☆44Jul 28, 2025Updated last year
- ☆34Jul 9, 2025Updated last year
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆249Jul 16, 2023Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- FPGA based, Real-time processing of audio, including voiceprint recognition, adaptive noise suppression, et al.☆18May 8, 2025Updated last year
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆30Feb 16, 2024Updated 2 years ago
- An LeNet RTL implement onto FPGA☆50May 4, 2018Updated 8 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆248Oct 16, 2025Updated last year
- all kind of notes, I maybe sort this in the future☆13Aug 29, 2025Updated last year
- small tools developed at work☆10Aug 25, 2026Updated 2 months ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆27Oct 25, 2026Updated last week
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆41Aug 13, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 2023集创赛紫光同创杯一等奖项目☆188Jan 7, 2024Updated 2 years ago
- ☆18Mar 30, 2025Updated last year
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆45Jan 24, 2025Updated last year
- RISC-V Core Local Interrupt Controller (CLINT)☆34Aug 7, 2026Updated 2 months ago
- 8b10b Encoder/Decoder☆13Jul 17, 2014Updated 12 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆442Sep 14, 2023Updated 3 years ago
- ☆10Dec 15, 2023Updated 2 years ago