包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等
☆135Feb 25, 2026Updated last week
Alternatives and similar repositories for Opensoc
Users that are interested in Opensoc are comparing it to the libraries listed below
Sorting:
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆12Apr 26, 2022Updated 3 years ago
- Eyeriss‑V1 CNN Hardware Accelerator (Verilog) fully parametric. This repository contains the complete Verilog implementation of a functio…☆26Apr 7, 2025Updated 10 months ago
- 基于易灵思Ti60F225开发板和MT9M001双目摄像头，使用Verilog语言完成的双目拼接项目。摄像头输入图像数据后，在使用FAST计算图像特征点的同时，构建滑动窗口计算图像各个像素点的BRIEF描述符，完成后根据BRIEF描述符对两幅图像上的特征点进行暴 力匹配，最后…☆20Apr 16, 2025Updated 10 months ago
- 中国科学技术大学龙芯杯参赛作品仓库合集☆16Oct 2, 2024Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision （基于Ti60F225的无极缩放算法实现）☆85Mar 19, 2025Updated 11 months ago
- 网络训练、图像预处理以及部分hend功能是基于pc端实现的，只有主干网络部署在fpga上，片上资源无法支持整个网络所需资源，建议添加外部存储及DDR☆143Jul 20, 2023Updated 2 years ago
- Logic optimization and technology mapping tool.☆20Oct 12, 2023Updated 2 years ago
- 第八届集创赛紫光同创杯国二FPGA部分☆32Sep 23, 2024Updated last year
- Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database☆578Feb 19, 2021Updated 5 years ago
- 2023集创赛国二。基于脉动阵列写的一个简单的卷积层加速器，支持yolov3-tiny的第一层卷积层计算，可根据FPGA端DSP资源灵活调整脉动阵列的结构以实现不同的计算效率。☆224Oct 16, 2025Updated 4 months ago
- My name is Fang Biao. I'm currently pursuing my Master degree with the college of Computer Science and Engineering, Si Chuan University, …☆52Feb 7, 2023Updated 3 years ago
- Pure FPGA implementation of music spectrum and waveform display, supporting background image loading from an SD card,FIR filtering-based …☆29Jan 24, 2025Updated last year
- Things to learn for new students in the Lab for AI chips and systems of BJTU .☆260Nov 7, 2024Updated last year
- A LTSPICE like circuit simulation software, base on Qt☆29Mar 14, 2020Updated 5 years ago
- [ICTA'21] First Prize Winner of the 2021 DIGILENT Cup, China College Integrated Circuit Competition☆270Apr 1, 2024Updated last year
- The next generation integrated development environment for processor design and verification. It has multi-hardware language support, op…☆113Sep 17, 2022Updated 3 years ago
- 2023集创赛紫光同创杯一等奖项目☆151Jan 7, 2024Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆159May 10, 2025Updated 9 months ago
- Zynq/FPGA实现CNN手写数字(0-9)识别☆38Dec 14, 2024Updated last year
- SoC Based on ARM Cortex-M3☆37May 16, 2025Updated 9 months ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆13Aug 1, 2023Updated 2 years ago
- AMBA bus generator including AXI4, AXI3, AHB, and APB☆238Jul 16, 2023Updated 2 years ago
- ☆38Aug 12, 2015Updated 10 years ago
- fpga跑sobel识别算法☆44Mar 15, 2021Updated 4 years ago
- Real-time binocular stereo vision FPGA system with OV5640 cameras☆83Jul 21, 2022Updated 3 years ago
- AXI协议规范中文翻译版☆171Jul 5, 2022Updated 3 years ago
- 基于fpga的cordic算法实现☆12Oct 19, 2024Updated last year
- 大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。☆21Jun 30, 2025Updated 8 months ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆12Aug 26, 2024Updated last year
- ☆10Jun 23, 2023Updated 2 years ago
- A network slimming-based pruning method for YOLOv8.☆39Jun 10, 2024Updated last year
- 我的数字IC厂库：Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆111Dec 15, 2021Updated 4 years ago
- A small DNN library for RISC-V, using RISC-V Vector and Matrix extensions☆11Mar 13, 2025Updated 11 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- Free TPU OS running on the FPGA☆10May 6, 2023Updated 2 years ago
- Offical implementation of "SDtrack: A baseline for event-based tracking via spiking neural networks" (CVPR 2026)☆38Updated this week
- SNN implementation of the Fourier transform in neuromorphic hardware☆10Mar 7, 2022Updated 3 years ago
- ☆14Jun 30, 2019Updated 6 years ago
- CPU Design Based on RISCV ISA☆130Jun 14, 2024Updated last year