lauchinyuan / Asymmetric_async_FIFO
asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆18Updated last year
Alternatives and similar repositories for Asymmetric_async_FIFO:
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below
- verilog☆21Updated last year
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- FFT implement by verilog_测试验证已通过☆54Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆66Updated last year
- 学习AXI接口,以及xilinx DDR3 IP使用☆36Updated 8 years ago
- AXI Interconnect☆47Updated 3 years ago
- ☆67Updated 3 years ago
- ☆36Updated 9 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆30Updated 5 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆39Updated 3 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- AXI总线连接器☆97Updated 5 years ago
- An uvm verification env for ahb2apb bridge☆48Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- APB to I2C☆39Updated 10 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆37Updated 2 years ago
- Verification IP for APB protocol☆60Updated 4 years ago
- ARM中通过APB总线连接的UART模块☆63Updated 5 years ago
- An AXI DDR3 SDRAM controller for FPGA☆34Updated last year
- ☆60Updated 9 years ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆119Updated 3 years ago
- 视频旋转(2019FPGA大赛)☆33Updated 4 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆58Updated 2 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆26Updated 4 years ago
- AHB DMA 32 / 64 bits☆54Updated 10 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆48Updated 3 years ago