asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆26Oct 15, 2023Updated 3 years ago
Alternatives and similar repositories for Asymmetric_async_FIFO
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- matlab code of ldpc☆15Oct 25, 2016Updated 10 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆19Sep 21, 2025Updated last year
- TMR utilities for the SpyDrNet project☆16Nov 7, 2023Updated 2 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- 在FPGA上实现SRIO收发控制器☆11Sep 30, 2022Updated 4 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- This is for uvm_tb_gen☆61Feb 13, 2025Updated last year
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆29May 15, 2024Updated 2 years ago
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆16Sep 25, 2024Updated 2 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11Jun 19, 2026Updated 4 months ago
- The official repository of the local FPGA Development Kit.☆22Apr 30, 2019Updated 7 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆70Mar 15, 2022Updated 4 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 8 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 3 years ago
- SPI Master Core clone from OpenCores☆14Oct 4, 2013Updated 13 years ago
- [PR'2024]☆14Nov 22, 2024Updated last year
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向 量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆21May 8, 2025Updated last year
- APB Logic☆29Sep 24, 2026Updated last month
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 10 months ago
- ☆29Jun 26, 2014Updated 12 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Nov 16, 2022Updated 3 years ago
- asynchronous fifo based on verilog☆16Apr 14, 2022Updated 4 years ago
- minimal Obisdian plugin, fine-tuned to speed up developer note-taking☆10Sep 24, 2024Updated 2 years ago
- An implementation of the CCSDS 123.0-B-1 standard for FPGA with parallel capabilities.☆13Jun 1, 2020Updated 6 years ago
- Python2.7教程☆12Mar 2, 2018Updated 8 years ago
- ☆34Jul 9, 2025Updated last year
- ☆35Nov 26, 2019Updated 6 years ago
- Nope☆12Jan 26, 2025Updated last year
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆241Sep 14, 2023Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆22Oct 19, 2026Updated 2 weeks ago
- ☆10Dec 14, 2024Updated last year
- ☆14Jun 22, 2022Updated 4 years ago
- This is the accompanying code for our arxiv pre-print: "BoolNet: Minimizing the Energy Consumption of Binary Neural Networks"☆11Sep 17, 2021Updated 5 years ago
- Vivado HLS study notes, courses, documents.☆13Dec 7, 2019Updated 6 years ago
- Example Projects for the Microsemi SmartFusion 2☆11Dec 10, 2017Updated 8 years ago
- Pcie to AXI Bridge in Xilinx series-7 Kintex and Artix devices☆31Apr 25, 2016Updated 10 years ago