asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆26Oct 15, 2023Updated 2 years ago
Alternatives and similar repositories for Asymmetric_async_FIFO
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- Special Function Units (SFUs) are hardware accelerators, their implementation helps improve the performance of GPUs to process some of th…☆17Sep 21, 2025Updated 10 months ago
- The official repository of the local FPGA Development Kit.☆23Apr 30, 2019Updated 7 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆29May 15, 2024Updated 2 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆21Sep 2, 2023Updated 2 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 6 months ago
- APB Logic☆29Aug 6, 2026Updated last week
- Simple demo showing how to use the ping pong FIFO☆17May 2, 2016Updated 10 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- ☆27Jun 26, 2014Updated 12 years ago
- [PR'2024]☆15Nov 22, 2024Updated last year
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆19Dec 12, 2025Updated 8 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆14Jun 22, 2022Updated 4 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated 2 years ago
- asynchronous fifo based on verilog☆16Apr 14, 2022Updated 4 years ago
- Computational Storage Device based on the open source project OpenSSD.☆31Oct 25, 2020Updated 5 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Jul 4, 2026Updated last month
- IP Cores that can be used within Vivado☆27May 18, 2021Updated 5 years ago
- Verilog PCI express components☆28Jun 26, 2023Updated 3 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- VHDL implementation of CCSDS123 compression standard☆11Mar 30, 2019Updated 7 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- ☆35Jul 9, 2025Updated last year
- ☆18Jul 3, 2025Updated last year
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆17Sep 7, 2021Updated 4 years ago
- Tutorial☆15Jun 13, 2020Updated 6 years ago
- JESD204b modules in VHDL☆31Apr 18, 2019Updated 7 years ago
- The pure python implement of the slh-dsa algorithm.☆16Jul 31, 2026Updated 2 weeks ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆44May 22, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 4 years ago
- dji drone id sync demod example☆18Nov 14, 2022Updated 3 years ago
- The BLITZ System is a collection of software designed to support a university-level course on Operating Systems. fork of: http://web.ce…☆12Jan 6, 2025Updated last year
- kintex7 ov13850 fpga mipi camera☆22Dec 2, 2025Updated 8 months ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- ☆25Mar 27, 2022Updated 4 years ago
- FPGA-based SATA-DMA Host Controller☆35Nov 20, 2025Updated 8 months ago