lauchinyuan / Asymmetric_async_FIFO
asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆15Updated last year
Alternatives and similar repositories for Asymmetric_async_FIFO:
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below
- AXI Interconnect☆47Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- ☆36Updated 9 years ago
- verilog☆21Updated last year
- AXI总线连接器☆94Updated 4 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆35Updated 7 years ago
- FFT implement by verilog_测试验证已通过☆53Updated 8 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆31Updated 2 years ago
- ☆18Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆59Updated 6 months ago
- Generic AXI to AHB bridge☆16Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆14Updated 2 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆36Updated 2 years ago
- 视频旋转（2019FPGA大赛）☆32Updated 4 years ago
- AHB DMA 32 / 64 bits☆53Updated 10 years ago
- Interface Protocol in Verilog☆49Updated 5 years ago
- PCIE 5.0 Graduation project (Verification Team)☆61Updated last year
- ☆11Updated 5 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆54Updated 2 years ago
- Bitmap Processing Library & AXI-Stream Video Image VIP☆30Updated 2 years ago
- APB to I2C☆39Updated 10 years ago
- ☆28Updated 5 years ago
- Must-have verilog systemverilog modules☆31Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆36Updated 2 years ago
- 基于FPGA的图像处理模块（出自于crazybingo）（将部分IP换为纯Verilog用于跨平台移植）☆45Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- An AXI DDR3 SDRAM controller for FPGA☆30Updated last year
- SPI interface connect to APB BUS with Verilog HDL☆28Updated 3 years ago
- ☆25Updated 3 years ago
- ☆20Updated 5 years ago