lauchinyuan / Asymmetric_async_FIFOView external linksLinks
asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆26Oct 15, 2023Updated 2 years ago
Alternatives and similar repositories for Asymmetric_async_FIFO
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below
Sorting:
- An AXI DDR3 SDRAM controller for FPGA☆44Dec 30, 2023Updated 2 years ago
- Benchmarks for High-Level Synthesis☆10Mar 17, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆17Sep 2, 2023Updated 2 years ago
- The official repository of the local FPGA Development Kit.☆19Apr 30, 2019Updated 6 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Nov 26, 2024Updated last year
- HeteroGen: transpiling C to heterogeneous HLS code with automated test generation and program repair (ASPLOS 2022)☆17Sep 25, 2024Updated last year
- APB Logic☆23Jan 22, 2026Updated 3 weeks ago
- FPGA纯逻辑实现modbus通信☆22Sep 5, 2022Updated 3 years ago
- ☆25Jun 26, 2014Updated 11 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆28Nov 3, 2025Updated 3 months ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆27May 15, 2024Updated last year
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 6 years ago
- Computational Storage Device based on the open source project OpenSSD.☆30Oct 25, 2020Updated 5 years ago
- Verilog Repository for GIT☆35May 4, 2021Updated 4 years ago
- ☆34Nov 26, 2019Updated 6 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆13Jan 22, 2026Updated 3 weeks ago
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago
- A project demonstrate how to config ad9361 to TX mode☆11Dec 9, 2018Updated 7 years ago
- Utilities for Avalon Memory Map☆11Jul 11, 2024Updated last year
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 5 years ago
- User Space NVMe Driver (modified for use on Zynq UltraScale+ MPSoC)☆11Sep 26, 2018Updated 7 years ago
- ☆10Oct 18, 2024Updated last year
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- Code repository for my articles on blogs.embarcadero.com and pythongui.org.☆13Feb 6, 2025Updated last year
- OpenExSys_NoC a mesh-based network on chip IP.☆20Dec 1, 2023Updated 2 years ago
- FPGA card looks like an nvme controller, but hides inside pcileech-fpga researching tool.☆38Mar 24, 2025Updated 10 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- VHDL sources for a BT.656 to axi4-stream converter☆11Mar 20, 2023Updated 2 years ago
- Linux Driver for Altera PCI Express☆12Jun 7, 2013Updated 12 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Jan 17, 2022Updated 4 years ago
- Time management library for embedded devices☆12Apr 21, 2019Updated 6 years ago
- Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language☆17Feb 20, 2019Updated 6 years ago
- Verilog Implementation of the Number Theoretic Transform (NTT) and its inverse operation (INTT) utilizing modulo arithmetic for lattice-b…☆15Nov 18, 2025Updated 2 months ago
- Trying to learn Wishbone by implementing few master/slave devices☆13Jan 7, 2019Updated 7 years ago
- mechatronics firmware☆13Apr 14, 2025Updated 10 months ago