lauchinyuan / Asymmetric_async_FIFOLinks
asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆18Updated last year
Alternatives and similar repositories for Asymmetric_async_FIFO
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below
Sorting:
- ☆36Updated 9 years ago
- AXI Interconnect☆49Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 3 years ago
- this is an AHB to APB bridge with Synopsys VIP based test enviroment. RTL can be found from UVM website.☆16Updated 10 years ago
- Must-have verilog systemverilog modules☆36Updated 3 years ago
- 学习AXI接口，以及xilinx DDR3 IP使用☆37Updated 8 years ago
- PCIE 5.0 Graduation project (Verification Team)☆72Updated last year
- FFT implement by verilog_测试验证已通过☆57Updated 8 years ago
- ☆31Updated 5 years ago
- AXI总线连接器☆97Updated 5 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆15Updated 2 years ago
- Verification IP for APB protocol☆66Updated 4 years ago
- ☆70Updated 3 years ago
- Generic AXI to AHB bridge☆17Updated 10 years ago
- ☆20Updated 2 years ago
- AHB DMA 32 / 64 bits☆55Updated 10 years ago
- Interface Protocol in Verilog☆50Updated 5 years ago
- Step by step tutorial for building CortexM0 SoC☆38Updated 3 years ago
- AXI master to AHB slave, support INCR/WRAP, out of standing, do not advanced feature such as support out of order, retry, split, etc☆42Updated 3 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆38Updated 2 years ago
- UART -> AXI Bridge☆61Updated 3 years ago
- APB to I2C☆41Updated 10 years ago
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆60Updated 2 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆64Updated 9 months ago
- verilog☆21Updated last year
- UART design in SV and verification using UVM and SV☆44Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆21Updated 3 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆54Updated 3 years ago
- An uvm verification env for ahb2apb bridge☆53Updated 4 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago