asynchronous FIFO that support Non-symmetric aspect ratios(different read and write data widths), First-Word Fall-Through and data counter.
☆25Oct 15, 2023Updated 2 years ago
Alternatives and similar repositories for Asymmetric_async_FIFO
Users that are interested in Asymmetric_async_FIFO are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An AXI DDR3 SDRAM controller for FPGA☆49Dec 30, 2023Updated 2 years ago
- Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment☆29May 15, 2024Updated 2 years ago
- AXI PSRAM Controller IP for use with Digilent Nexys 4☆11May 20, 2022Updated 4 years ago
- Benchmarks for High-Level Synthesis☆11Mar 17, 2023Updated 3 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 4 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- APB Logic☆26May 16, 2026Updated last month
- AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog☆20Sep 2, 2023Updated 2 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 10 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- asynchronous fifo based on verilog☆16Apr 14, 2022Updated 4 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- ☆14Jun 22, 2022Updated 3 years ago
- [PR'2024]☆15Nov 22, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆32Nov 3, 2025Updated 7 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- All You Need to Know About QDMA☆20Jun 30, 2023Updated 2 years ago
- Computational Storage Device based on the open source project OpenSSD.☆32Oct 25, 2020Updated 5 years ago
- APB master and slave developed in RTL.☆25Oct 25, 2025Updated 7 months ago
- FPGA纯逻辑实现modbus通信☆25Sep 5, 2022Updated 3 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖 作品：Cortex-M0智能飞机大战游戏机 开源项目☆22Jul 13, 2024Updated last year
- ☆34Nov 26, 2019Updated 6 years ago
- Vivado HLS study notes, courses, documents.☆12Dec 7, 2019Updated 6 years ago
- 本科学习资料备份☆12Mar 23, 2020Updated 6 years ago
- ☆18Jul 3, 2025Updated 11 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 计算机相关知识的笔记☆11Sep 20, 2022Updated 3 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Harsh Environment CubeSat Payload designed to evaluate three different manufacturing nodes SDR SDRAM technologies under space radiation c…☆16Sep 7, 2021Updated 4 years ago
- Automated Git mirror of Gaisler's GRLIB/Leon3 releases☆21Nov 2, 2025Updated 7 months ago
- Build ListView with Custom Adapter in Kotlin☆15Apr 10, 2024Updated 2 years ago
- Verilog Repository for GIT☆36May 4, 2021Updated 5 years ago
- AHB/APB SRAM Inf, VCS&Verdi Sim.☆16Jun 20, 2022Updated 3 years ago
- JESD204b modules in VHDL☆30Apr 18, 2019Updated 7 years ago
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43May 22, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- dji drone id sync demod example☆17Nov 14, 2022Updated 3 years ago
- This project is AHB_SRAM design based on 启芯学堂,which contains all the source files.☆14Mar 13, 2022Updated 4 years ago
- HDLRegression: Simple, efficient, Python3-based FPGA regression test runner. Streamline the verification workflow.☆30Apr 16, 2026Updated 2 months ago
- Eclipse based IDE for RISC-V bare metal software development.☆20Nov 21, 2019Updated 6 years ago
- FFT implementation using CORDIC algorithm written in Verilog.☆36Sep 6, 2018Updated 7 years ago
- RTL modbus rtu slave for FPGA☆14Apr 29, 2022Updated 4 years ago
- 基于FPGA的cifar-10二维卷积识别任务☆12Sep 8, 2022Updated 3 years ago