zohourih / FPGAMemBenchLinks
Memory Benchmark for OpenCL-supported Intel FPGAs
☆11Updated 2 years ago
Alternatives and similar repositories for FPGAMemBench
Users that are interested in FPGAMemBench are comparing it to the libraries listed below
Sorting:
- A pre-RTL, power-performance model for fixed-function accelerators☆185Updated 2 years ago
- STONNE: A Simulation Tool for Neural Networks Engines☆145Updated 7 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆136Updated 5 years ago
- AutoSA: Polyhedral-Based Systolic Array Compiler☆237Updated 3 years ago
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆204Updated 4 years ago
- ☆24Updated 5 years ago
- HLS-based Graph Processing Framework on FPGAs☆149Updated 3 years ago
- Tool for optimize CNN blocking☆94Updated 5 years ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆210Updated 5 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 7 months ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago
- ☆377Updated 2 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆180Updated 5 months ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆40Updated last year
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156Updated 8 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆256Updated 3 years ago
- NVSim - A performance, energy and area estimation tool for non-volatile memory (NVM)☆134Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆334Updated last year
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 4 years ago
- Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs (FPGA'18)☆169Updated 2 years ago
- For publishing the source for UG1352 "Get Moving with Alveo"☆50Updated 5 years ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- Fast and accurate DRAM power and energy estimation tool☆189Updated this week
- PIMSim is a Process-In-Memory Simulator with the compatibility of GEM5 full-system simulation.☆212Updated 2 years ago
- ☆47Updated 2 years ago
- VNx: Vitis Network Examples☆156Updated 5 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆167Updated 2 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆374Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆82Updated 6 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆56Updated 4 years ago