zohourih / FPGAMemBench

Related projects ⓘ

Alternatives and complementary repositories for FPGAMemBench

• breagen / MachSuite
  Benchmarks for Accelerator Design and Customized Architectures
  ☆115Updated 4 years ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆192Updated 2 years ago
• UCLA-VAST / hbmbench
  ☆23Updated 3 years ago
• stonne-simulator / stonne
  STONNE: A Simulation Tool for Neural Networks Engines
  ☆119Updated 5 months ago
• lana555 / dynamatic
  ☆86Updated 8 months ago
• RC4ML / Shuhai
  Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…
  ☆94Updated last year
• arc-research-lab / CHARM
  CHARM: Composing Heterogeneous Accelerators on Versal ACAP Architecture
  ☆123Updated this week
• Xilinx / Alveo-PYNQ
  Introductory examples for using PYNQ with Alveo
  ☆48Updated last year
• Xilinx / merlin-compiler
  ☆57Updated last year
• harvard-acc / ALADDIN
  A pre-RTL, power-performance model for fixed-function accelerators
  ☆170Updated 9 months ago
• UCLA-VAST / AutoSA
  AutoSA: Polyhedral-Based Systolic Array Compiler
  ☆199Updated last year
• hngenc / systolic-array
  A DSL for Systolic Arrays
  ☆78Updated 5 years ago
• cwfletcher / buffets
  Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.
  ☆63Updated 5 years ago
• SFU-HiAccel / uBench
  [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers
  ☆29Updated 2 years ago
• Xilinx / HLS_arbitrary_Precision_Types
  ☆45Updated 11 months ago
• georgia-tech-synergy-lab / SIGMA
  RTL implementation of Flex-DPE.
  ☆90Updated 4 years ago
• cornell-zhang / rosetta
  Rosetta: A Realistic High-level Synthesis Benchmark Suite for Software Programmable FPGAs
  ☆158Updated last year
• pnnl / OpenCGRA
  OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.
  ☆135Updated last year
• HewlettPackard / mcpat
  An integrated power, area, and timing modeling framework for multicore and manycore architectures
  ☆168Updated 4 years ago
• linghaosong / Sextans
  An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).
  ☆66Updated 3 months ago
• MPSLab-ASU / ccf
  CGRA Compilation Framework
  ☆81Updated last year
• cornell-zhang / HiSparse
  High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS
  ☆79Updated last month
• rapidstream-org / rapidstream-tapa
  RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.
  ☆155Updated this week
• Xilinx / ACCL
  Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators
  ☆81Updated 3 weeks ago
• template-hls / template-hls-float
  ☆27Updated 5 years ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆302Updated 6 months ago
• tukl-msd / DRAMPower
  Fast and accurate DRAM power and energy estimation tool
  ☆128Updated this week
• Xtra-Computing / ThunderGP
  HLS-based Graph Processing Framework on FPGAs
  ☆139Updated 2 years ago
• Systems-ShiftLab / MultiPIM
  MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator
  ☆51Updated 3 years ago
• tancheng / CGRA-Mapper
  An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.
  ☆56Updated last month