eldrickm / wakey_wakeyLinks
EE 272B - VLSI Design Project
☆15Updated 4 years ago
Alternatives and similar repositories for wakey_wakey
Users that are interested in wakey_wakey are comparing it to the libraries listed below
Sorting:
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆17Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆39Updated 6 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆16Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆11Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆43Updated 2 years ago
- ☆40Updated 6 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- This repository contains full code of Softmax Layer in Verilog☆21Updated 5 years ago
- Hardware accelerator for convolutional neural networks☆65Updated 3 years ago
- Template for project1 TPU☆23Updated 4 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆36Updated 6 years ago
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- a Computing In Memory emULATOR framework☆15Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆18Updated 4 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆18Updated 2 years ago
- Fully Hardware-Based Stochastic Neural Network☆22Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆42Updated 3 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- ☆29Updated 6 years ago
- ☆15Updated 3 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 3 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Convolutional Neural Network Implemented in Verilog for System on Chip☆28Updated 6 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Updated 2 years ago