EE 272B - VLSI Design Project
☆15Jun 24, 2021Updated 5 years ago
Alternatives and similar repositories for wakey_wakey
Users that are interested in wakey_wakey are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆16Jun 28, 2021Updated 5 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆29Apr 5, 2018Updated 8 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- All the projects and assignments done as part of VLSI course.☆21Sep 23, 2020Updated 6 years ago
- O'Reilly Course, In-Memory Computing Essentials☆10Oct 16, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- The template for VLSI project☆29May 10, 2019Updated 7 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Jul 4, 2020Updated 6 years ago
- This repo is "NTHU VLSI System Design and Implementation" course project.☆14Mar 5, 2017Updated 9 years ago
- This repository contains the design and implementation of a Spiking Neural Network (SNN) Processor. Spiking Neural Networks are a biologi…☆12Oct 19, 2024Updated 2 years ago
- This project offers an immersive tutorial experienced within the context of the Advanced Physical Design, focusing on the utilization of …☆43Sep 21, 2023Updated 3 years ago
- FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)☆11Dec 12, 2023Updated 2 years ago
- CNN Accelerator in Frequency Domain☆12Feb 22, 2020Updated 6 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- A Mel-frequency cepstrum core in FPGA☆22Jun 30, 2021Updated 5 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆16Jun 5, 2023Updated 3 years ago
- This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other detai…☆51Mar 22, 2019Updated 7 years ago
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Code for new techniques of VLSI placement☆13Oct 11, 2013Updated 13 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆16Nov 4, 2022Updated 3 years ago
- Voice Activity Detector based on MFCC features and DNN model☆32Jul 3, 2023Updated 3 years ago
- VHDL-based CPU which supports running raw WASM instructions.☆14Jun 28, 2025Updated last year
- 🐆 A compiler from AI model to RTL (Verilog) accelerator in FPGA hardware with auto design space exploration for *AdderNet*☆22May 27, 2024Updated 2 years ago
- ☆13Jun 8, 2026Updated 4 months ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Programming assignments for Coursera's U of I VLSI CAD: Logic to Layout☆14May 11, 2014Updated 12 years ago
- ☆11Mar 22, 2022Updated 4 years ago
- Digital IC design and vlsi notes☆15Jun 24, 2020Updated 6 years ago
- Direct Digital Synthesis algorithm implementation in VHDL☆12Jan 12, 2022Updated 4 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 6 years ago
- ☆15Oct 9, 2026Updated 3 weeks ago
- 基于FPGA的交通灯☆21Dec 21, 2018Updated 7 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 4 years ago
- A bit-level sparsity-awared multiply-accumulate process element.☆21Jul 9, 2024Updated 2 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A series of mainstream machine learning algorithms implement on FPGA.☆15Sep 1, 2021Updated 5 years ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Jul 13, 2019Updated 7 years ago
- Doppler effect on WaveForms☆17Sep 1, 2025Updated last year
- K210芯片的裸机编程代码使用案例，供学习使用，使用的是亚博智能的K210开发板套件（不是打广告哈）（在design_maix中已经支持了maix bit和maixduino开发板）。☆12Feb 16, 2021Updated 5 years ago
- ☆26Jun 17, 2014Updated 12 years ago
- Chisel Examples for the iCESugar FPGA Board☆12May 4, 2021Updated 5 years ago