eldrickm / wakey_wakey
EE 272B - VLSI Design Project
☆11Updated 3 years ago
Alternatives and similar repositories for wakey_wakey:
Users that are interested in wakey_wakey are comparing it to the libraries listed below
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- DMA controller for CNN accelerator☆13Updated 7 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- ☆15Updated last year
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆16Updated last year
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆12Updated 7 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 4 years ago
- ☆26Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- A Fix-pointed Rudimentary CNN Convolution Accelerator☆14Updated 4 years ago
- ☆31Updated 5 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆36Updated 2 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- A project on hardware design for convolutional neural network. This neural network is of 2 layers with 400 inputs in the first layer. Thi…☆18Updated 7 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆29Updated 4 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- The Verilog source code for DRUM approximate multiplier.☆29Updated last year
- Low level design of a chip built for optimizing/accelerating CNN classifiers over gray scale images.☆12Updated 5 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆9Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆46Updated 4 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago