eldrickm / wakey_wakeyLinks
EE 272B - VLSI Design Project
☆12Updated 4 years ago
Alternatives and similar repositories for wakey_wakey
Users that are interested in wakey_wakey are comparing it to the libraries listed below
Sorting:
- CNN Accelerator in Frequency Domain☆12Updated 5 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated 2 years ago
- Feed-forward neural networks can be trained based on a gradient-descent based backpropagation algorithm. But, these algorithms require mo…☆12Updated 4 years ago
- DMA controller for CNN accelerator☆13Updated 8 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- The Verilog source code for DRUM approximate multiplier.☆31Updated 2 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆10Updated 5 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- ☆27Updated 5 years ago
- A final semester based group project for EE4218: Embedded Hardware System Design module in NUS where I worked with my teammate to perform…☆15Updated 2 years ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- The project includes SRAM In Memory Computing Accelerator with updates in design/circuits submitted previously in MPW7, by IITD researche…☆11Updated 2 years ago
- A convolutional neural network -using vivado-made as a logic 2 project☆9Updated 5 years ago
- ☆14Updated 2 years ago
- Single Long Short Term Memory (LSTM) cell : Verilog Implementation☆32Updated 5 years ago
- OBI SystemVerilog synthesizable interconnect IPs for on-chip communication☆14Updated last week
- Convolutional Neural Network Implemented in Verilog for System on Chip☆27Updated 6 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆10Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆23Updated 7 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆14Updated 5 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- LSTM neural network (verilog)☆13Updated 6 years ago
- 32 - bit floating point Multiplier Accumulator Unit (MAC)☆30Updated 4 years ago
- A systolic array matrix multiplier☆24Updated 5 years ago
- CORDIC VLSI-IP for deep learning activation functions☆15Updated 5 years ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆21Updated 4 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆39Updated 2 years ago