BaoBao-zhu / RV-SCNN
A Custom RISC-V Instruction Extension for SNN and CNN Computation
☆12Updated 7 months ago
Alternatives and similar repositories for RV-SCNN:
Users that are interested in RV-SCNN are comparing it to the libraries listed below
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- ☆16Updated 3 years ago
- EE 272B - VLSI Design Project☆11Updated 3 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆9Updated 3 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆24Updated last year
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- tpu-systolic-array-weight-stationary☆23Updated 3 years ago
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 4 years ago
- Hardware and software implementation of Sparsely-active SNNs☆12Updated 2 months ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆12Updated last year
- Framework for radix encoded SNN on FPGA☆13Updated 3 years ago
- Arrhythmia Detection Using Algorithm and Hardware Co-design for Neural Network Inference Accelerators☆17Updated last year
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 6 years ago
- Efficient single-pass hyperdimensional classifier. Mirror of https://gitlab.com/biaslab/onlinehd☆9Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 2 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆35Updated 5 months ago
- ☆17Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆37Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated last year
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆31Updated last year
- ☆31Updated 5 years ago
- RTL Design and Verification☆11Updated 4 years ago
- ☆12Updated 9 months ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated 3 weeks ago
- Benchmark framework of 3D integrated CIM accelerators for popular DNN inference, support both monolithic and heterogeneous 3D integration☆22Updated 3 years ago