BaoBao-zhu / RV-SCNNLinks
A Custom RISC-V Instruction Extension for SNN and CNN Computation
☆16Updated 10 months ago
Alternatives and similar repositories for RV-SCNN
Users that are interested in RV-SCNN are comparing it to the libraries listed below
Sorting:
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆29Updated last year
- SNN on FPGA☆10Updated 3 years ago
- tpu-systolic-array-weight-stationary☆24Updated 4 years ago
- [TECS'23] A project on the co-design of Accelerators and CNNs.☆20Updated 2 years ago
- Template for project1 TPU☆19Updated 4 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆46Updated 8 months ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆13Updated 3 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆19Updated 10 months ago
- ☆17Updated last month
- ☆19Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆10Updated 3 years ago
- Hardware and software implementation of Sparsely-active SNNs☆14Updated 5 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 3 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆12Updated 2 years ago
- ☆27Updated 5 years ago
- Spiking Neural Network Accelerator☆15Updated 3 years ago
- C++ code for HLS FPGA implementation of transformer☆17Updated 9 months ago
- CNN accelerator using NoC architecture☆16Updated 6 years ago
- ☆29Updated last month
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆17Updated 6 years ago
- Hardware accelerator for convolutional neural networks☆45Updated 2 years ago
- TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system.☆19Updated last year
- ☆17Updated 4 years ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆16Updated 4 years ago
- ☆15Updated 3 years ago
- EE 272B - VLSI Design Project☆12Updated 4 years ago
- This project is to design yolo AI accelerator in verilog HDL.☆16Updated 8 months ago