BaoBao-zhu / RV-SCNNLinks
A Custom RISC-V Instruction Extension for SNN and CNN Computation
☆26Updated last year
Alternatives and similar repositories for RV-SCNN
Users that are interested in RV-SCNN are comparing it to the libraries listed below
Sorting:
- This project is to design yolo AI accelerator in verilog HDL.☆28Updated last year
- tpu-systolic-array-weight-stationary☆25Updated 4 years ago
- Tensor Processing Unit implementation in Verilog☆11Updated 9 months ago
- ☆19Updated 7 months ago
- ☆39Updated 6 years ago
- Template for project1 TPU☆21Updated 4 years ago
- ☆36Updated last month
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆16Updated 4 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆26Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆39Updated 3 years ago
- A systolic array matrix multiplier☆30Updated 6 years ago
- eyeriss-chisel3☆40Updated 3 years ago
- Hardware accelerator for convolutional neural networks☆60Updated 3 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Updated 2 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆35Updated last year
- HLS for Networks-on-Chip☆38Updated 4 years ago
- ☆60Updated 7 months ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆41Updated 2 years ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆71Updated 3 weeks ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆38Updated 6 years ago
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆20Updated 6 years ago
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆14Updated 2 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆44Updated 2 years ago
- SNN on FPGA☆11Updated 3 years ago
- ☆57Updated 6 years ago
- Hardware and software implementation of Sparsely-active SNNs☆20Updated 11 months ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆29Updated 4 years ago
- ☆20Updated 4 years ago
- 基于FP16的二维脉动阵列电路设计☆12Updated 2 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Updated 3 years ago