大三上做的本科毕设，包含BNN的替代梯度训练，verilog电路实现，完成180nm工艺流片。
☆28Jun 30, 2025Updated last year
Alternatives and similar repositories for BNN_accelerator
Users that are interested in BNN_accelerator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 本项目是一个基于RISC-V指令集架构的向量处理器(Vector Processing Unit, VPU)设计，旨在实现RISC-V向量扩展(RVV)规范中定义的向量运算功能。涵盖了处理器设计、计算机体系结构和硬件描述语言编程等多个领域的知识。☆20May 8, 2025Updated last year
- Pipelined Processor which implements RV32i Instruction Set. Also contains pipelined L1 4-way set-associative Instruction Cache, direct-ma…☆15Dec 23, 2022Updated 3 years ago
- ☆27Sep 19, 2026Updated last week
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆21Updated this week
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Innovus backend scripts☆16Jun 20, 2022Updated 4 years ago
- R2MDC FFT/IFFT processor adaptive to 64/128/256/512 point☆19Dec 23, 2025Updated 9 months ago
- ☆10Dec 15, 2023Updated 2 years ago
- This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer.☆39Aug 13, 2024Updated 2 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆35Aug 22, 2024Updated 2 years ago
- RTL code for AXI4 Interconnect (Verilog). Supports weighted round-robin arbitration, n-channel master, 4Kb splitting, reorder transaction…☆36Mar 13, 2025Updated last year
- Attentionlego☆13Jan 24, 2024Updated 2 years ago
- 复微杯☆18Aug 7, 2024Updated 2 years ago
- Learning how to make RISC-V 32bit CPU with Chisel☆71Sep 17, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- AI Chip project☆34Jul 14, 2021Updated 5 years ago
- COMS 超大规模集成电路设 计书籍☆38May 12, 2022Updated 4 years ago
- Write a CPU from scratch! (5-stage pipeline & 2-way-cache)☆20Jul 18, 2019Updated 7 years ago
- 一个支持AXI总线、支持Cache、包括所有非浮点MIPS 1指令、支持例外的静态五级流水MIPS CPU☆11Oct 8, 2019Updated 6 years ago
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境 及 RTL 代码合集☆18Aug 11, 2021Updated 5 years ago
- This repository presents ASIC design flow for UART utilizing RTL to GDS implementation This has been simulated on VCS and has been impl…☆32Apr 29, 2024Updated 2 years ago
- Course Project for High Level Chip Design （高层次芯片设计）☆18Jan 2, 2025Updated last year
- 128KB AXI cache (32-bit in, 256-bit out)☆59May 10, 2021Updated 5 years ago
- A systolic array matrix multiplier☆30Sep 11, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A Convolutional Neural Network Accelerator implementation on FPGA, xilinx （xczu7ev-ffvc1156-2-i）, The inference of yolov8 took 60ms.☆579Jul 17, 2025Updated last year
- This project is to design yolo AI accelerator in verilog HDL.☆45Sep 2, 2026Updated 3 weeks ago
- Model LLM inference on single-core dataflow accelerators☆22Dec 16, 2025Updated 9 months ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 8 years ago
- ☆28Jun 21, 2024Updated 2 years ago
- DFVG: A Heterogeneous Architecture for Speculative Decoding with Draft-on-FPGA and Verify-on-GPU.☆27Nov 26, 2025Updated 10 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆22Nov 26, 2018Updated 7 years ago
- SystemVerilog Implementations of CUDA/TensorCore/TPU GEMM Operations☆21Apr 12, 2026Updated 5 months ago
- Deploy llama2.c on the OpenLA500 SoC with custom AI accelerator (FPGA)☆24Jun 16, 2026Updated 3 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- iEDA water-drop training initiative☆14Sep 10, 2024Updated 2 years ago
- 该文档是个人阅读学习蜂鸟E203源码的笔记☆15Aug 1, 2023Updated 3 years ago
- RISC-V Single-Cycle Processor Integrated With a Cache Memory System From RTL To GDS☆15Aug 26, 2024Updated 2 years ago
- 基于玄铁openc906，搭建最小化SoC系统☆21Apr 7, 2025Updated last year
- Design a Low-cost-AI-Accelerator based on Google's Tensor Processing Unit Version 1 in TSMC 16nm☆23Sep 8, 2026Updated 2 weeks ago
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆134Feb 22, 2024Updated 2 years ago
- Hardware Accelerators on FPGA for Computer Vision Applications☆16Dec 16, 2025Updated 9 months ago