My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog
☆25Mar 12, 2020Updated 6 years ago
Alternatives and similar repositories for dd6e
Users that are interested in dd6e are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆24Oct 21, 2026Updated 2 weeks ago
- ☆11Jan 31, 2023Updated 3 years ago
- ☆11Sep 19, 2025Updated last year
- ☆12Aug 23, 2022Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆20Updated this week
- Research on ISAC☆12May 23, 2025Updated last year
- This is a GitHub archive for the best known solutions and solvers of the low autocorrelation binary sequence (labs) problem. It also is a…☆12Sep 15, 2020Updated 6 years ago
- Gazebo simulator model for Uvify IFO-S quadcopter.☆13Oct 22, 2023Updated 3 years ago
- OsmoTRX - GSM base station transceiver☆22Apr 4, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Integrated Imaging and Communication with Reconfigurable Intelligent Surfaces☆14Nov 14, 2024Updated last year
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- High resolution polar orbiting environmental satellite recording and decoding software☆13May 25, 2013Updated 13 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- ☆11Dec 4, 2022Updated 3 years ago
- A Physics-Augmented Agentic Workflow that orchestrates multiple LLMs to reason through conjunction events☆14Jan 26, 2026Updated 9 months ago
- Send sensor data from an ESP + BNO055 → MQTT and/or serial port☆18Apr 17, 2022Updated 4 years ago
- ☆10Apr 29, 2020Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated last month
- Open source code for Serval☆10Apr 15, 2024Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Finite-State Machine (FSM) for Arduino☆16Sep 30, 2023Updated 3 years ago
- Publish IMU data over BLE☆20Feb 26, 2021Updated 5 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- This is the code for paper "AIHO: Enhancing Task Offloading and Reducing Latency in Serverless Multi-Edge-to-Cloud Systems".☆11Feb 3, 2024Updated 2 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Simulation tool for CDN replication in large low-earth orbit satellite access networks.☆12May 17, 2021Updated 5 years ago
- RECORD: A RECeption-Only Region Determination Attack on LEO Satellite Users - Simulation Code☆13Mar 20, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- A Python program that simulates a satellite network using pygame, allowing users to create, configure, and visualize the network state ov…☆11Apr 25, 2023Updated 3 years ago
- A comprehensive and accurate emulation of Bitcoin network implementation☆14Nov 1, 2022Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Simulation code accompanying the Proceedings of the IEEE tutorial on clutter-aware ISAC.☆22Mar 18, 2026Updated 7 months ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Artifacts Release: A Case for Stateless Mobile Core Network Functions in Space☆16Aug 16, 2022Updated 4 years ago
- SKYFALL: dynamically identifies and exploits bottleneck links with a geo-distributed botnet to flood them.☆14Oct 23, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago