My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog
☆23Mar 12, 2020Updated 6 years ago
Alternatives and similar repositories for dd6e
Users that are interested in dd6e are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆18Aug 26, 2026Updated last week
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- ☆10Apr 29, 2020Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SKYFALL: dynamically identifies and exploits bottleneck links with a geo-distributed botnet to flood them.☆13Oct 23, 2024Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Simulation tool for CDN replication in large low-earth orbit satellite access networks.☆12May 17, 2021Updated 5 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- A Python program that simulates a satellite network using pygame, allowing users to create, configure, and visualize the network state ov…☆11Apr 25, 2023Updated 3 years ago
- Data and code to replicate results from "Single-blind validation of space-based point-source methane emissions detection and quantificati…☆14Mar 3, 2023Updated 3 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated last month
- Artifacts Release: A Case for Stateless Mobile Core Network Functions in Space☆16Aug 16, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Spankchain POC implementation of generalized state channels☆20Feb 27, 2018Updated 8 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- ☆12Jan 26, 2019Updated 7 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A comprehensive and accurate emulation of Bitcoin network implementation☆14Nov 1, 2022Updated 3 years ago
- ☆12Dec 3, 2021Updated 4 years ago
- AI Framework for Remote Sensing Image Analysis using RAG - 88%+ accuracy, multi-modal queries, ChatGPT-like interface☆22Jul 27, 2025Updated last year
- Omnet Simulator for Spider - Routing algorithms for Cryptocurrencies☆15Apr 4, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Low-Latency Live Video Streaming over a Low-Earth-Orbit Satellite Network with DASH☆18Sep 6, 2024Updated 2 years ago
- open source version of Umbra☆18Aug 11, 2023Updated 3 years ago
- SGX-secured Function-as-a-Service☆14Mar 17, 2023Updated 3 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- ☆19Updated this week
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆146Jul 31, 2022Updated 4 years ago
- LEOScope: a global testbed for experimentation and development across Low-Earth Orbit satellite networks.☆18Aug 19, 2026Updated 2 weeks ago
- ☆14Nov 27, 2019Updated 6 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Nov 2, 2015Updated 10 years ago
- ☆16Jul 16, 2023Updated 3 years ago