My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog
☆21Mar 12, 2020Updated 6 years ago
Alternatives and similar repositories for dd6e
Users that are interested in dd6e are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- SKYFALL: dynamically identifies and exploits bottleneck links with a geo-distributed botnet to flood them.☆12Oct 23, 2024Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Simulation tool for CDN replication in large low-earth orbit satellite access networks.☆12May 17, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- A Python program that simulates a satellite network using pygame, allowing users to create, configure, and visualize the network state ov…☆11Apr 25, 2023Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated last month
- This is the code for paper "AIHO: Enhancing Task Offloading and Reducing Latency in Serverless Multi-Edge-to-Cloud Systems".☆12Feb 3, 2024Updated 2 years ago
- Ref design combining the Zynq UltraScale+ MPSoC with the Hailo AI accelerator☆35Jun 24, 2026Updated last week
- ☆13Feb 16, 2023Updated 3 years ago
- All work from Digital Logic Class at CSUSB☆23Aug 18, 2016Updated 9 years ago
- ☆12Jan 26, 2019Updated 7 years ago
- ☆12Dec 3, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- ☆11May 3, 2023Updated 3 years ago
- Event-driven Space-Terrestrial Network Testbed (ESTNeT)☆16Feb 9, 2024Updated 2 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- TinyLEO: Small-scale LEO Satellite Networking for Global-scale Demands☆26Aug 14, 2025Updated 10 months ago
- open source version of Umbra☆18Aug 11, 2023Updated 2 years ago
- Low-Latency Live Video Streaming over a Low-Earth-Orbit Satellite Network with DASH☆18Sep 6, 2024Updated last year
- SGX-secured Function-as-a-Service☆14Mar 17, 2023Updated 3 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- This is the repository for the collection of papers on game theory for satellite communication.☆21Feb 4, 2025Updated last year
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- Python impl of VRF's.☆18Mar 12, 2023Updated 3 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 3 months ago
- ☆16Jul 16, 2023Updated 2 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆143Jul 31, 2022Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Website for Research Artifacts from the Security Community☆32Jun 23, 2026Updated last week
- ☆19Jun 17, 2026Updated 2 weeks ago
- A very simple computer written in Verilog, with a Python test bench☆20Jun 27, 2018Updated 8 years ago
- Efficient Dynamic Proof of Retrievability☆16Feb 12, 2024Updated 2 years ago
- ☆14Nov 27, 2019Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- A module that can be used to model and simulate O-RAN-like behavior in ns-3.☆54May 26, 2026Updated last month