My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog
☆24Mar 12, 2020Updated 6 years ago
Alternatives and similar repositories for dd6e
Users that are interested in dd6e are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆24Oct 5, 2026Updated last week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- SKYFALL: dynamically identifies and exploits bottleneck links with a geo-distributed botnet to flood them.☆13Oct 23, 2024Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated 3 weeks ago
- A Python program that simulates a satellite network using pygame, allowing users to create, configure, and visualize the network state ov…☆11Apr 25, 2023Updated 3 years ago
- This is the code for paper "AIHO: Enhancing Task Offloading and Reducing Latency in Serverless Multi-Edge-to-Cloud Systems".☆11Feb 3, 2024Updated 2 years ago
- Astrape: Anonymous Payment Channels with Boring Cryptography (extended version)☆13Apr 9, 2022Updated 4 years ago
- Data and code to replicate results from "Single-blind validation of space-based point-source methane emissions detection and quantificati…☆14Mar 3, 2023Updated 3 years ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- Spankchain POC implementation of generalized state channels☆20Feb 27, 2018Updated 8 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated last month
- ☆12Jan 26, 2019Updated 7 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A comprehensive and accurate emulation of Bitcoin network implementation☆14Nov 1, 2022Updated 3 years ago
- ☆12Dec 3, 2021Updated 4 years ago
- AI Framework for Remote Sensing Image Analysis using RAG - 88%+ accuracy, multi-modal queries, ChatGPT-like interface☆21Jul 27, 2025Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- ☆12May 3, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- Omnet Simulator for Spider - Routing algorithms for Cryptocurrencies☆15Apr 4, 2021Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Efficient Dynamic Proof of Retrievability (NDSS 2023)☆16Feb 12, 2024Updated 2 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- ☆21Jul 24, 2025Updated last year
- Source Code for View Consistent Purification for Accurate Cross-View Localization, ICCV 2023☆19Nov 24, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- open source version of Umbra☆18Aug 11, 2023Updated 3 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 5 years ago
- ☆19Oct 5, 2026Updated last week
- Accepted at MLNCP NeurIPS 2024: QFed+FHE: Quantum Federated Learning with Secure Fully Homomorphic Encryption (FHE)☆15Dec 27, 2024Updated last year
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 7 months ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆149Jul 31, 2022Updated 4 years ago