dmohindru / dd6eView external linksLinks
My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog
☆16Mar 12, 2020Updated 5 years ago
Alternatives and similar repositories for dd6e
Users that are interested in dd6e are comparing it to the libraries listed below
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated 8 months ago
- `Ridi_DRM_Remover` is a command-line interface and GUI tool that extracts the ebooks you've purchased from Ridi and converts them into DR…☆25Oct 20, 2025Updated 3 months ago
- RECORD: A RECeption-Only Region Determination Attack on LEO Satellite Users - Simulation Code☆12Mar 20, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- This is the code for paper "AIHO: Enhancing Task Offloading and Reducing Latency in Serverless Multi-Edge-to-Cloud Systems".☆12Feb 3, 2024Updated 2 years ago
- SKYFALL: dynamically identifies and exploits bottleneck links with a geo-distributed botnet to flood them.☆11Oct 23, 2024Updated last year
- ASIX AX88179_178A Linux Driver Source Code☆15May 13, 2013Updated 12 years ago
- A Python program that simulates a satellite network using pygame, allowing users to create, configure, and visualize the network state ov…☆10Apr 25, 2023Updated 2 years ago
- LEO Satellite vs. Cellular Networks: Exploring the Potential for Synergistic Integration (CoNEXT '23)☆11Oct 26, 2023Updated 2 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆14Aug 17, 2024Updated last year
- Data and code to replicate results from "Single-blind validation of space-based point-source methane emissions detection and quantificati…☆13Mar 3, 2023Updated 2 years ago
- FRC LabVIEW Examples☆15Feb 25, 2020Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- ☆11May 3, 2023Updated 2 years ago
- ☆10Apr 29, 2020Updated 5 years ago
- Personal Split Keyboard Project with Thumstick & Trackpad☆12Apr 15, 2024Updated last year
- Simulation tool for CDN replication in large low-earth orbit satellite access networks.☆12May 17, 2021Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Python package to handle and analyze GC-IMS data.☆18Updated this week
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆17Jun 7, 2020Updated 5 years ago
- ☆13Feb 16, 2023Updated 2 years ago
- ☆14Mar 28, 2023Updated 2 years ago
- Event-driven Space-Terrestrial Network Testbed (ESTNeT)☆16Feb 9, 2024Updated 2 years ago
- open source version of Umbra☆17Aug 11, 2023Updated 2 years ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 8 months ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- ☆12Jan 26, 2019Updated 7 years ago
- Artifacts Release: A Case for Stateless Mobile Core Network Functions in Space☆16Aug 16, 2022Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 weeks ago
- ☆13Dec 3, 2021Updated 4 years ago
- TinyLEO: Small-scale LEO Satellite Networking for Global-scale Demands☆20Aug 14, 2025Updated 5 months ago
- LEOScope: a global testbed for experimentation and development across Low-Earth Orbit satellite networks.☆16Jun 22, 2025Updated 7 months ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 9 years ago
- Astrape: Anonymous Payment Channels with Boring Cryptography (extended version)☆13Apr 9, 2022Updated 3 years ago
- A comprehensive and accurate emulation of Bitcoin network implementation☆14Nov 1, 2022Updated 3 years ago
- Omnet Simulator for Spider - Routing algorithms for Cryptocurrencies☆15Apr 4, 2021Updated 4 years ago
- ☆16Jul 16, 2023Updated 2 years ago
- Accepted at MLNCP NeurIPS 2024: QFed+FHE: Quantum Federated Learning with Secure Fully Homomorphic Encryption (FHE)☆15Dec 27, 2024Updated last year