My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog
☆24Mar 12, 2020Updated 6 years ago
Alternatives and similar repositories for dd6e
Users that are interested in dd6e are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆21Updated this week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆10Apr 29, 2020Updated 6 years ago
- RECORD: A RECeption-Only Region Determination Attack on LEO Satellite Users - Simulation Code☆12Mar 20, 2024Updated 2 years ago
- Simulation tool for CDN replication in large low-earth orbit satellite access networks.☆12May 17, 2021Updated 5 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated this week
- A Python program that simulates a satellite network using pygame, allowing users to create, configure, and visualize the network state ov…☆11Apr 25, 2023Updated 3 years ago
- LEO Satellite vs. Cellular Networks: Exploring the Potential for Synergistic Integration (CoNEXT '23)☆11Oct 26, 2023Updated 2 years ago
- Astrape: Anonymous Payment Channels with Boring Cryptography (extended version)☆13Apr 9, 2022Updated 4 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆13Feb 16, 2023Updated 3 years ago
- Artifacts Release: A Case for Stateless Mobile Core Network Functions in Space☆16Aug 16, 2022Updated 4 years ago
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated last week
- Spankchain POC implementation of generalized state channels☆20Feb 27, 2018Updated 8 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- ☆12Jan 26, 2019Updated 7 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- A comprehensive and accurate emulation of Bitcoin network implementation☆14Nov 1, 2022Updated 3 years ago
- ☆12Dec 3, 2021Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- Omnet Simulator for Spider - Routing algorithms for Cryptocurrencies☆15Apr 4, 2021Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Efficient Dynamic Proof of Retrievability (NDSS 2023)☆16Feb 12, 2024Updated 2 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ☆20Jul 24, 2025Updated last year
- Low-Latency Live Video Streaming over a Low-Earth-Orbit Satellite Network with DASH☆18Sep 6, 2024Updated 2 years ago
- Source Code for View Consistent Purification for Accurate Cross-View Localization, ICCV 2023☆19Nov 24, 2024Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 4 years ago
- ☆19Sep 14, 2026Updated 2 weeks ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Python impl of VRF's.☆18Mar 12, 2023Updated 3 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆149Jul 31, 2022Updated 4 years ago
- ☆14Nov 27, 2019Updated 6 years ago